

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, HDMI-CEC, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	87
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-UFBGA
Supplier Device Package	100-UFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f072vbh6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2 Description

The STM32F072x8/xB microcontrollers incorporate the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit RISC core operating at up to 48 MHz frequency, high-speed embedded memories (up to 128 Kbytes of Flash memory and 16 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (two I<sup>2</sup>Cs, two SPI/I<sup>2</sup>S, one HDMI CEC and four USARTs), one USB Full-speed device (crystal-less), one CAN, one 12-bit ADC, one 12-bit DAC with two channels, seven 16-bit timers, one 32-bit timer and an advanced-control PWM timer.

The STM32F072x8/xB microcontrollers operate in the -40 to +85 °C and -40 to +105 °C temperature ranges, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F072x8/xB microcontrollers include devices in seven different packages ranging from 48 pins to 100 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included.

These features make the STM32F072x8/xB microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms and HVACs.






Figure 1. Block diagram



# 3 Functional overview

Figure 1 shows the general block diagram of the STM32F072x8/xB devices.

# 3.1 ARM<sup>®</sup>-Cortex<sup>®</sup>-M0 core

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 is a generation of ARM 32-bit RISC processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The STM32F072x8/xB devices embed ARM core and are compatible with all ARM tools and software.

## 3.2 Memories

The device has the following features:

- 16 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
  - 64 to 128 Kbytes of embedded Flash memory for programs and data
  - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex<sup>®</sup>-M0 serial wire) and boot in RAM selection disabled

## 3.3 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- boot from User Flash memory
- boot from System Memory
- boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15, or PA9/PA10 or  $I^2C$  on pins PB6/PB7 or through the USB DFU interface.



threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.

In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

#### 3.5.4 Low-power modes

The STM32F072x8/xB microcontrollers support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, the PVD output, RTC, I2C1, USART1, USART2, USB, COMPx,  $V_{DDIO2}$  supply comparator or the CEC.

The CEC, USART1, USART2 and I2C1 peripherals can be configured to enable the HSI RC oscillator so as to get clock for processing incoming data. If this is used when the voltage regulator is put in low power mode, the regulator is first switched to normal mode before the clock is provided to the given peripheral.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pins, or an RTC event occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

## 3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches



back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).




Figure 2. Clock tree

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.






Figure 4. LQFP100 package pinout



	P	'in nu	mber	s						Pin functions	
UFBGA100	LQFP100	UFBGA64	LQFP64	LQFP48/UFQFPN48	WLCSP49	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
C1	7	A2	2	2	D5	PC13	I/O	тс	(1) (2)	-	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT
D1	8	A1	3	3	C7	PC14- OSC32_IN (PC14)	I/O	тс	(1) (2)	-	OSC32_IN
E1	9	B1	4	4	C6	PC15- OSC32_OUT (PC15)	I/O	тс	(1) (2)	-	OSC32_OUT
F2	10	-	-	-	-	PF9	I/O	FT	-	TIM15_CH1	-
G2	11		-	-	-	PF10	I/O	FT	-	TIM15_CH2	-
F1	12	C1	5	5	D7	PF0-OSC_IN (PF0)	I/O	FT	-	CRS_SYNC	OSC_IN
G1	13	D1	6	6	D6	PF1-OSC_OUT (PF1)	I/O	FT	-	-	OSC_OUT
H2	14	E1	7	7	E7	NRST	I/O	RST	-	Device reset input / inter (active low	
H1	15	E3	8	-	-	PC0	I/O	TTa	-	EVENTOUT	ADC_IN10
J2	16	E2	9	-	-	PC1	I/O	TTa	-	EVENTOUT	ADC_IN11
J3	17	F2	10	-	-	PC2	I/O	ТТа	-	SPI2_MISO, I2S2_MCK, EVENTOUT	ADC_IN12
K2	18	G1	11	-	-	PC3	I/O	ТТа	-	SPI2_MOSI, I2S2_SD, EVENTOUT	ADC_IN13
J1	19	-	-	-	-	PF2	I/O	FT	-	EVENTOUT	WKUP8
K1	20	F1	12	8	E6	VSSA	S	-	-	Analog grou	nd
M1	21	H1	13	9	F7	VDDA	S	-	-	Analog power supply	
L1	22	-	-	-	-	PF3	I/O	FT	-	EVENTOUT	
L2	23	G2	14	10	F6	PA0	I/O	ТТа	-	USART2_CTS, TIM2_CH1_ETR, COMP1_OUT, TSC_G1_IO1, USART4_TX	RTC_TAMP2, WKUP1, ADC_IN0, COMP1_INM6

Table 13. STM32F072x8/xB pin definitions (continued)



# 6 Electrical characteristics

# 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ .

## 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

## 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = V_{DDA} = 3.3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

## 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

## 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 11*.

## 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 12*.






Table 27. Programmable voltage detector characteristics (continued)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V	PVD threshold 4	Rising edge	2.47	2.58	2.69	V		
V <sub>PVD4</sub>		Falling edge	2.37	2.48		V		
V	PVD threshold 5	Rising edge	2.57	2.68	2.79	V		
V <sub>PVD5</sub>		Falling edge	2.47	2.58	2.69	V		
V	PVD threshold 6	Rising edge	2.66	2.78	2.9	V		
V <sub>PVD6</sub>		Falling edge	2.56	2.68	2.69 2.59 2.79 2.69 2.9 2.8 3 2.9 2.9 -	V		
M	PVD threshold 7	Rising edge	2.76	2.88	3	V		
V <sub>PVD7</sub>		Falling edge	2.66	2.78	2.9	V		
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis	-	-	100	-	mV		
I <sub>DD(PVD)</sub>	PVD current consumption	-	-	0.15	0.26 <sup>(1)</sup>	μA		

 Table 27. Programmable voltage detector characteristics (continued)

1. Guaranteed by design, not tested in production.

## 6.3.4 Embedded reference voltage

The parameters given in *Table 28* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	–40 °C < T <sub>A</sub> < +105 °C	1.2	1.23	1.25	V
t <sub>START</sub>	ADC_IN17 buffer startup time	-	-	-	10 <sup>(1)</sup>	μs
t <sub>S_vrefint</sub>	ADC sampling time when reading the internal reference voltage	-	4 <sup>(1)</sup>	-	-	μs
ΔV <sub>REFINT</sub>	Internal reference voltage spread over the temperature range	V <sub>DDA</sub> = 3 V	-	-	10 <sup>(1)</sup>	mV
T <sub>Coeff</sub>	Temperature coefficient	-	- 100 <sup>(1)</sup>	-	100 <sup>(1)</sup>	ppm/°C

Table 28. Embedded internal reference voltage

1. Guaranteed by design, not tested in production.

## 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.



	er			All	peripher	als enab			periphe	rals disa	abled									
Symbol	Symbol Parameter	Conditions	Conditions	Conditions	Conditions	Conditions	Conditions	Conditions	Conditions	Conditions	f <sub>HCLK</sub>		M	lax @ T <sub>A</sub>	(2)		М	ax @ T <sub>A</sub>	(2)	Unit
Sy	Para			Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C									
		HSI48	48 MHz	23.1	25.4	25.8	26.6	12.8	13.5	13.7	13.9									
			48 MHz	23.0	25.3 <sup>(3)</sup>	25.7	26.5 <sup>(3)</sup>	12.6	13.3 <sup>(3)</sup>	13.5	13.8 <sup>(3)</sup>									
	ode, AM	HSE bypass, PLL on	32 MHz	15.4	17.3	17.8	18.3	7.96	8.92	9.17	9.73									
	E 22		24 MHz	11.4	12.9	13.5	13.7	6.48	8.04	8.23	8.41									
	n Ru g froi	HSE bypass,	8 MHz	4.21	4.6	4.89	5.25	2.07	2.3	2.35	2.94									
	Supply current in Run mode, code executing from RAM	rent cutin	PLL off	1 MHz	0.78	0.9	0.92	1.15	0.36	0.48	0.59	0.82								
	curr exec	HSI clock, PLL on	48 MHz	23.1	24.5	25.0	25.2	12.6	13.7	13.9	14.0									
	pply ode (		32 MHz	15.4	17.4	17.7	18.2	8.05	8.85	9.16	9.94									
	Sul		24 MHz	11.5	13.0	13.6	13.9	6.49	8.06	8.21	8.47									
		HSI clock, PLL off	8 MHz	4.34	4.75	5.03	5.41	2.11	2.36	2.38	2.98									
I <sub>DD</sub>		HSI48	48 MHz	15.1	16.6	16.8	17.5	3.08	3.43	3.56	3.61	mA								
			48 MHz	15.0	16.5 <sup>(3)</sup>	16.7	17.3 <sup>(3)</sup>	2.93	3.28 <sup>(3)</sup>	3.41	3.46 <sup>(3)</sup>									
	node	HSE bypass, PLL on	32 MHz	9.9	11.4	11.6	11.9	2.0	2.24	2.32	2.49									
	ep n		24 MHz	7.43	8.17	8.71	8.82	1.63	1.82	1.88	1.9									
	l Sle	HSE bypass,	8 MHz	2.83	3.09	3.26	3.66	0.76	0.88	0.91	0.93									
	ent ir	PLL off	1 MHz	0.42	0.54	0.55	0.67	0.28	0.39	0.41	0.43									
	curre		48 MHz	15.0	17.2	17.3	17.9	3.04	3.37	3.41	3.46									
	ply c	Supply current in Sleep mode	ply c	ply c	ply c	HSI clock, PLL on	32 MHz	9.93	11.3	11.6	11.7	2.11	2.35	2.44	2.65					
	Sup		24 MHz	7.53	8.45	8.87	8.95	1.64	1.83	1.9	1.93									
		HSI clock, PLL off	8 MHz	2.95	3.24	3.41	3.8	0.8	0.92	0.94	0.97									

Table 29. Typical and maximum	current consumption from V <sub>Dr</sub>	<sub>D</sub> supply at V <sub>DD</sub> = 3.6 V (continued)

1. USB is kept disabled as this IP functions only with a 48 MHz clock.

2. Data based on characterization results, not tested in production unless otherwise specified.

3. Data based on characterization results and tested in production (using one common test limit for sum of  $I_{DD}$  and  $I_{DDA}$ ).



trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 35: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load  $V_{\text{DDIOx}}$  is the I/O supply voltage

 $V_{\rm DDIO_X}$  is the NO supply voltage

 $f_{SW}$  is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C = C<sub>INT</sub> + C<sub>EXT</sub> + C<sub>S</sub>

 $C_S$  is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Symbol	Ratings	Conditions	Packages	Class	Maximum value <sup>(1)</sup>	Unit				
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A$ = +25 °C, conforming to JESD22-A114	All	2	2000	V				
V	Electrostatic discharge voltage	T <sub>A</sub> = +25 °C, conforming	WLCSP49	C3	250	V				
V <sub>ESD(CDM)</sub>	(charge device model)	to ANSI/ESD STM5.3.1	All others	C4	500	v				

 Table 50. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 51. Electrical sensiti	vities
------------------------------	--------

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105 \text{ °C conforming to JESD78A}$	II level A

## 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIOx}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 52*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.



## Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 24* and *Table 55*, respectively. Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

OSPEEDRy [1:0] value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max	Unit				
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	2	MHz				
	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$		125	ns				
x0	t <sub>r(IO)out</sub>	Output rise time		-	125	115				
×0	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	1	MHz				
	t <sub>f(IO)out</sub>	Output fall time	$C_L$ = 50 pF, $V_{DDIOx}$ < 2 V	-	125	ns				
	t <sub>r(IO)out</sub>	Output rise time		-	125	115				
	f <sub>max(IO)out</sub> Maximum frequency <sup>(3)</sup>		-	10	MHz					
	t <sub>f(IO)out</sub>	Output fall time	$C_L$ = 50 pF, $V_{DDIOx} \ge 2 V$	-	25	ns				
01	t <sub>r(IO)out</sub>	Output rise time		-	25	115				
01	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	4	MHz				
	t <sub>f(IO)out</sub>	Output fall time	$C_L$ = 50 pF, $V_{DDIOx}$ < 2 V	-	62.5	ns				
	t <sub>r(IO)out</sub>	Output rise time		-	62.5	115				
			$C_L$ = 30 pF, $V_{DDIOx} \ge 2.7 V$	- 50						
	f <sub>max(IO)out</sub>	f <sub>max(IO)out</sub>	f <sub>max(IO)</sub> out	f <sub>max(IO)out</sub>	f <sub>max(IO)out</sub> I	Maximum frequency <sup>(3)</sup>	$C_L$ = 50 pF, $V_{DDIOx} \ge 2.7 V$	-	30	MHz
						'max(IO)out		$C_L$ = 50 pF, 2 V ≤ $V_{DDIOx}$ < 2.7 V	-	20
			$C_L$ = 50 pF, $V_{DDIOx}$ < 2 V	-	10					
			$C_L$ = 30 pF, $V_{DDIOx} \ge 2.7 V$	-	5					
11	town	Output fall time	$C_L$ = 50 pF, $V_{DDIOx} \ge 2.7 V$	-	8					
	t <sub>f(IO)</sub> out		$C_L$ = 50 pF, 2 V ≤ $V_{DDIOx}$ < 2.7 V	-	12					
			$C_L$ = 50 pF, $V_{DDIOx}$ < 2 V	-	25	ne				
			$C_L$ = 30 pF, $V_{DDIOx} \ge 2.7 V$	-	5	ns				
	ture	Output rise time	C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> ≥ 2.7 V	-	8					
	t <sub>r(IO)out</sub>		$C_L$ = 50 pF, 2 V ≤ $V_{DDIOx}$ < 2.7 V	-	12					
			$C_L$ = 50 pF, $V_{DDIOx}$ < 2 V	-	25					

Table 55. I/O AC characteristics<sup>(1)(2)</sup>



### Equation 1: R<sub>AIN</sub> max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 58. R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz								
T <sub>s</sub> (cycles)	t <sub>S</sub> (μs)	R <sub>AIN</sub> max (kΩ) <sup>(1)</sup>						
1.5	0.11	0.4						
7.5	0.54	5.9						
13.5	0.96	11.4						
28.5	2.04	25.2						
41.5	2.96	37.2						
55.5	3.96	50						
71.5	5.11	NA						
239.5	17.1	NA						

1. Guaranteed by design, not tested in production.

## Table 59. ADC accuracy<sup>(1)(2)(3)</sup>

Symbol	Parameter	Test conditions	Тур	Max <sup>(4)</sup>	Unit
ET	Total unadjusted error		±1.3	±2	
EO	Offset error	$f_{PCLK} = 48 \text{ MHz},$	±1	±1.5	
EG	Gain error	— f <sub>ADC</sub> = 14 MHz, R <sub>AIN</sub> < 10 kΩ V <sub>DDA</sub> = 3 V to 3.6 V	±0.5	±1.5	LSB
ED	Differential linearity error	$T_A = 25 \text{°C}$	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	$f_{PCLK} = 48 \text{ MHz},$	±1.9	±2.8	
EG	Gain error	— f <sub>ADC</sub> = 14 MHz, R <sub>AIN</sub> < 10 kΩ V <sub>DDA</sub> = 2.7 V to 3.6 V	±2.8	±3	LSB
ED	Differential linearity error	$T_A = -40$ to 105 °C	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	$f_{PCLK} = 48 \text{ MHz},$	±1.9	±2.8	
EG	Gain error	f <sub>ADC</sub> = 14 MHz, R <sub>AIN</sub> < 10 kΩ V <sub>DDA</sub> = 2.4 V to 3.6 V	±2.8	±3	LSB
ED	Differential linearity error	$T_{A} = 25 \text{ °C}$	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

1. ADC DC accuracy values are measured after internal calibration.



## 6.3.19 Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	± 1	± 2	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>30</sub>	Voltage at 30 °C (± 5 °C) <sup>(2)</sup>	1.34	1.43	1.52	V
t <sub>START</sub> <sup>(1)</sup>	ADC_IN16 buffer startup time	-	-	10	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	4	-	-	μs

1. Guaranteed by design, not tested in production.

 Measured at V<sub>DDA</sub> = 3.3 V ± 10 mV. The V<sub>30</sub> ADC conversion result is stored in the TS\_CAL1 byte. Refer to Table 3: Temperature sensor calibration values.

## 6.3.20 V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Тур	Мах	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	2 x 50	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	2	-	-
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading the $V_{BAT}$	4	-	-	μs

#### Table 63. V<sub>BAT</sub> monitoring characteristics

1. Guaranteed by design, not tested in production.

## 6.3.21 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>ere</sub> (TIM)	Timer resolution time	-	-	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>		f <sub>TIMxCLK</sub> = 48 MHz	-	20.8	-	ns
f	Timer external clock	-	-	f <sub>TIMxCLK</sub> /2	-	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 48 MHz	-	24	-	MHz
	16-bit timer maximum	-	-	2 <sup>16</sup>	-	t <sub>TIMxCLK</sub>
t	period	f <sub>TIMxCLK</sub> = 48 MHz	-	1365	-	μs
<sup>t</sup> MAX_COUNT	32-bit counter	-	-	2 <sup>32</sup>	-	t <sub>TIMxCLK</sub>
	maximum period	f <sub>TIMxCLK</sub> = 48 MHz	-	89.48	-	S

Table 64	. TIMx	characteristics
----------	--------	-----------------



Symbol	Parameter	Min	Мах	Unit
t <sub>AF</sub>	Maximum width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	260 <sup>(3)</sup>	ns

Table 67. I<sup>2</sup>C analog filter characteristics<sup>(1)</sup>

1. Guaranteed by design, not tested in production.

- 2. Spikes with widths below  $t_{AF(min)}$  are filtered.
- 3. Spikes with widths above  $t_{AF(max)}$  are not filtered

# SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in *Table 68* for SPI or in *Table 69* for  $I^2S$  are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and supply voltage conditions summarized in *Table 24: General operating conditions*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I<sup>2</sup>S).

Symbol	Parameter	Conditions	Min	Мах	Unit
f <sub>SCK</sub>	SPI clock frequency	Master mode		18	MHz
1/t <sub>c(SCK)</sub>	SPI Clock frequency	Slave mode	-	18	IVITIZ
t <sub>r(SCK)</sub> t <sub>f(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C = 15 pF	-	6	ns
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	4Tpclk	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2Tpclk + 10	-	
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode, f <sub>PCLK</sub> = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1	
t <sub>su(MI)</sub>	Data input setup time	Master mode	4	-	
t <sub>su(SI)</sub>		Slave mode	5	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	4	-	
t <sub>h(SI)</sub>		Slave mode	5	-	ns
t <sub>a(SO)</sub> <sup>(2)</sup>	Data output access time	Slave mode, f <sub>PCLK</sub> = 20 MHz	0	3Tpclk	
t <sub>dis(SO)</sub> <sup>(3)</sup>	Data output disable time	Slave mode	0	18	
t <sub>v(SO)</sub>	Data output valid time	Slave mode (after enable edge)	-	22.5	
t <sub>v(MO)</sub>	Data output valid time	Master mode (after enable edge)	-	6	
t <sub>h(SO)</sub>	Data output hold time	Slave mode (after enable edge)	11.5	-	
t <sub>h(MO)</sub>		Master mode (after enable edge)	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%

Table	68.	SPI	characteristics <sup>(1</sup>	I)
-------	-----	-----	-------------------------------	----

1. Data based on characterization results, not tested in production.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z






Figure 32. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3  $V_{\text{DD}}$  and 0.7  $V_{\text{DD}}.$ 

Table	69.	l <sup>2</sup> S	characteristics <sup>(1)</sup>
-------	-----	------------------	--------------------------------


Symbol	Parameter	Conditions	Min	Мах	Unit
f <sub>CK</sub>	I <sup>2</sup> S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	1.597	1.601	MHz
1/t <sub>c(CK)</sub>		Slave mode	0	6.5	
t <sub>r(CK)</sub>	I <sup>2</sup> S clock rise time	Conscitive load C = 15 pE	-	10	
t <sub>f(CK)</sub>	I <sup>2</sup> S clock fall time	Capacitive load C <sub>L</sub> = 15 pF	-	12	
t <sub>w(CKH)</sub>	I <sup>2</sup> S clock high time	Master f <sub>PCLK</sub> = 16 MHz, audio	306	-	
t <sub>w(CKL)</sub>	I <sup>2</sup> S clock low time	frequency = 48 kHz	312	-	ns
t <sub>v(WS)</sub>	WS valid time	Master mode	2	-	115
t <sub>h(WS)</sub>	WS hold time	Master mode	2	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	7	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	
DuCy(SCK)	I <sup>2</sup> S slave input clock duty cycle	Slave mode	25	75	%




### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.




	rabio 141 et 20/104 publicago mobilament data (continued)					
Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.460	0.530	0.600	0.0181	0.0209	0.0236
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

#### Table 74. UFBGA64 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

#### Figure 42. Recommended footprint for UFBGA64 package



A019\_FP\_V2

#### Table 75. UFBGA64 recommended PCB design rules

Dimension	Recommended values			
Pitch	0.5			
Dpad	0.280 mm			
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)			
Stencil opening	0.280 mm			
Stencil thickness	Between 0.100 mm and 0.125 mm			
Pad trace width	0.100 mm			



# 8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

Table 81	. Ordering	information	scheme
----------	------------	-------------	--------

Example:	STM32	F	072	R	8	T	6 >
Device family							
STM32 = ARM-based 32-bit microcontroller							
Product type							
F = General-purpose							
Sub-family							
072 = STM32F072xx							
Pin count							
C = 48/49 pins							
R = 64 pins							
V = 100 pins							
User code memory size							
8 = 64 Kbyte							
B = 128 Kbyte							
Package							
H = UFBGA							
T = LQFP							
U = UFQFPN							
Y = WLCSP							
Temperature range							
6 = -40 to 85 °C							
7 = -40 to 105 °C							
Options							
xxx = code ID of programmed parts (includes pa	acking type)						

xxx = code ID of programmed parts (includes packing type)TR = tape and reel packingblank = tray packing

