

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XF

Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	48
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at90usb1287-mur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Real time counter with separate oscillator
- Four 8-bit PWM channels
- Six PWM channels with programmable resolution from 2 to 16 bits
- Output compare modulator
- 8-channels, 10-bit ADC
- Programmable serial USART
- Master/slave SPI serial interface
- Byte oriented 2-wire serial interface
- Programmable watchdog timer with separate on-chip oscillator
- On-chip analog comparator
- Interrupt and wake-up on pin change
- Special microcontroller features
 - Power-on reset and programmable brown-out detection
 - Internal calibrated oscillator
 - External and internal interrupt sources
 - Six sleep modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and packages
 - 48 programmable I/O lines
 - 64-lead TQFP and 64-lead QFN
- Operating voltages
 - 2.7 5.5V
- Operating temperature
- Industrial (-40°C to +85°C)
- Maximum frequency
 - 8MHz at 2.7V industrial range
 - 16MHz at 4.5V industrial range



Note: The large center pad underneath the MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The Atmel AT90USB64/128 provides the following features: 64/128Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 2K/4Kbytes EEPROM, 4K/8K bytes SRAM, 48 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, one USART, a byte oriented 2-wire Serial Interface, a 8-channels, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using the Atmel high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the AT90USB64/128 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90USB64/128 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 Pin descriptions

- 2.2.1 VCC Digital supply voltage.
- 2.2.2 GND

Ground.

2.2.3 AVCC

Analog supply voltage.

2.2.4 Port A (PA7..PA0)

Port A is an 8-bit bidirectional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the Atmel AT90USB64/128 as listed on page 78.

2.2.5 Port B (PB7..PB0)

Port B is an 8-bit bidirectional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the AT90USB64/128 as listed on page 79.

2.2.6 Port C (PC7..PC0)

Port C is an 8-bit bidirectional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the AT90USB64/128 as listed on page 82.

2.2.7 Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the AT90USB64/128 as listed on page 83.

2.2.8 Port E (PE7..PE0)

Port E is an 8-bit bidirectional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the AT90USB64/128 as listed on page 86.

2.2.9 Port F (PF7..PF0)

Port F serves as analog inputs to the A/D Converter.

Port F also serves as an 8-bit bidirectional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface.

2.2.10	D-	USB Full speed / Low Speed Negative Data Upstream Port. Should be connected to the USB D-connector pin with a serial 22Ω resistor.
2.2.11	D+	USB Full speed / Low Speed Positive Data Upstream Port. Should be connected to the USB D+ connector pin with a serial 22 Ω resistor.
2.2.12	UGND	USB Pads Ground.
2.2.13	UVCC	USB Pads Internal Regulator Input supply voltage.
2.2.14	UCAP	USB Pads Internal Regulator Output supply voltage. Should be connected to an external capacitor (1 μ F).
2.2.15	VBUS	USB VBUS monitor and OTG negociations.
2.2.16	RESET	Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 9-1 on page 58. Shorter pulses are not guaranteed to generate a reset.
2.2.17	XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.2.18	XTAL2	
		Output from the inverting oscillator amplifier.
2.2.19	AVCC	
		AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.
2.2.20	AREF	
		This is the analog reference pin for the A/D Converter.

3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4. About code examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

Address (0xBE) (0xBD) (0xBC) (0xBB) (0xBA) (0xBA) (0xB8) (0xB8) (0xB8) (0xB7) (0xB6)	Name Reserved TWAMR TWCR TWDR	Bit 7 - TWAM6 TWINT	Bit 6 - TWAM5	Bit 5 - TWAM4	Bit 4 - TWAM3	Bit 3 - TWAM2	Bit 2	Bit 1	Bit 0	Page
(0xBD) (0xBC) (0xBB) (0xBA) (0xB9) (0xB9) (0xB8) (0xB7)	TWAMR TWCR TWDR	TWAM6	TWAM5		- TWAM3	-	-		-	
(0xBC) (0xBB) (0xBA) (0xB9) (0xB8) (0xB7)	TWCR TWDR			TWAM4	TWAM3	T14/4140	T14/4844			
(0xBB) (0xBA) (0xB9) (0xB8) (0xB7)	TWDR	TWINT					TWAM1	TWAM0	-	
(0xBA) (0xB9) (0xB8) (0xB7)			TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	
(0xB9) (0xB8) (0xB7)					2-wire Serial Inte	-				
(0xB8) (0xB7)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	
(0xB7)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	
	TWBR				-wire Serial Interfa	ace Bit Rate Reg	Ister			
(UXB6)	Reserved	-	-	-	- TCN2UB	-	- OCR2BUB	- TCR2AUB	-	
(0xB5)	ASSR Reserved	-	EXCLK -	AS2 -		OCR2AUB	- UCR2BUB	-	TCR2BUB	
(0xB3) (0xB4)	OCR2B	-	-		er/Counter2 Outp			-	-	
(0xB3)	OCR2A				ner/Counter2 Outp					
(0xB2)	TCNT2					unter2 (8 Bit)				
(0xB1)	TCCR2B	FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20	
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	
(0xAF)	UPDATX					AT7:0		-		
(0xAE)	UPIENX	FLERRE	NAKEDE	-	PERRE	TXSTPE	TXOUTE	RXSTALLE	RXINE	
(0xAD)	UPCFG2X	ı			INTF	RQ7:0				
(0xAC)	UPSTAX	CFGOK	OVERFI	UNDERFI		DTSI	EQ1:0	NBUS	SYBK1:0	
(0xAB)	UPCFG1X			PSIZE2:0	•	PBI	K1:0	ALLOC		
(0xAA)	UPCFG0X	PTYF	PE1:0	PTOK	EN1:0		PEPI	NUM3:0		
(0xA9)	UPCONX		PFREEZE	INMODE		RSTDT			PEN	
(0xA8)	UPRST					PRST6:0				
(0xA7)	UPNUM							PNUM2:0		
(0xA6)	UPINTX	FIFOCON	NAKEDI	RWAL	PERRI	TXSTPI	TXOUTI	RXSTALLI	RXINI	
(0xA5)	UPINRQX				INF	RQ7:0				
(0xA4)	UHFLEN				FLE	N7:0				
(0xA3)	UHFNUMH							FNUM10:8		
(0xA2)	UHFNUML		FNUM7:0							
(0xA1)	UHADDR			i		HADD6:0	1		-	
(0xA0)	UHIEN		HWUPE	HSOFE	RXRSME	RSMEDE	RSTE	DDISCE	DCONNE	
(0x9F)	UHINT		HWUPI	HSOFI	RXRSMI	RSMEDI	RSTI	DDISCI	DCONNI	
(0x9E)	UHCON		RESUME RESET SOFEN							
(0x9D)	OCR3CH		Timer/Counter3 - Output Compare Register C High Byte							
(0x9C)	OCR3CL		Timer/Counter3 - Output Compare Register C Low Byte							
(0x9B) (0x9A)	OCR3BH OCR3BL		Timer/Counter3 - Output Compare Register B High Byte Timer/Counter3 - Output Compare Register B Low Byte							
(0x9A) (0x99)	OCR36L				unter3 - Output C					
(0x99) (0x98)	OCR3AL				unter3 - Output C					
(0x98) (0x97)	ICR3H				Counter3 - Input C					
(0x96)	ICR3L				Counter3 - Input C	· · · ·				
(0x95)	TCNT3H				er/Counter3 - Cou					
(0x94)	TCNT3L				er/Counter3 - Cou	· ·				
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	TCCR3C	FOC3A	FOC3B	FOC3C	-	-	-	-	-	
(0x91)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	
(0x90)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	OCR1CH			Timer/Co	unter1 - Output Co	ompare Register	C High Byte			
(0x8C)	OCR1CL			Timer/Co	unter1 - Output C	ompare Register	C Low Byte			
(0x8B)	OCR1BH			Timer/Co	unter1 - Output C	ompare Register	B High Byte			
(0x8A)	OCR1BL			Timer/Co	unter1 - Output C	ompare Register	B Low Byte			
(0x89)	OCR1AH			Timer/Co	unter1 - Output C	ompare Register	A High Byte			
(0x88)	OCR1AL			Timer/Co	unter1 - Output C	ompare Register	A Low Byte			
(0x87)	ICR1H			Timer/0	Counter1 - Input C	Capture Register	High Byte			
(0x86)	ICR1L				Counter1 - Input (· •	F			
	TCNT1H				er/Counter1 - Cou					
(0x85)	TCNT1L				er/Counter1 - Cou					
(0x84)	Reserved	-	-	-	-	-	-	-	-	
(0x84) (0x83)		FOC1A	FOC1B	FOC1C	-	-	-	-	-	
(0x84) (0x83) (0x82)	TCCR1C									
(0x84) (0x83) (0x82) (0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	
(0x84) (0x83) (0x82) (0x81) (0x80)	TCCR1B TCCR1A	ICNC1 COM1A1	ICES1 COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	
(0x84) (0x83) (0x82) (0x81)	TCCR1B	ICNC1	ICES1							

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	-	-	-	-	-	-	-	PCIF0	
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	TIFR3	-	-	ICF3	-	OCF3C	OCF3B	OCF3A	TOV3	
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2B	OCF2A	TOV2	
0x16 (0x36)	TIFR1	-	-	ICF1	-	OCF1C	OCF1B	OCF1A	TOV1	
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

2. I/O registers within the address range \$00 - \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.

3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 - \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The Atmel AT90USB64/128 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 - \$1FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

6. Instruction set summary

Mnemonics	Operands	Description	Operation	Flags	#Clock
		FIC AND LOGIC INSTRUCTIONS			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd ● Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \lor Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \gets Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd				1
		Increment	$Rd \leftarrow Rd + 1$	Z,N,V	
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
1110200		RANCH INSTRUCTIONS		2,0	
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP	ĸ	Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
EIJMP		Extended Indirect Jump to (Z)	PC ←(EIND:Z)	None	2
JMP	k		$PC \leftarrow k$		3
		Direct Jump		None	4
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	4
EICALL		Extended Indirect Call to (Z)	PC ←(EIND:Z)	None	4
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	5
RET		Subroutine Return	$PC \leftarrow STACK$	None	5
RETI		Interrupt Return	$PC \leftarrow STACK$	I	5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	7 NIVOU	
000				Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H Z, N,V,C,H	1
CPC	Rd,Rr Rd,K	Compare with Carry Compare Register with Immediate			
			Rd – Rr – C	Z, N,V,C,H	1
CPI SBRC	Rd,K Rr, b	Compare Register with Immediate Skip if Bit in Register Cleared	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Z, N,V,C,H Z, N,V,C,H None	1 1 1/2/3
CPI SBRC SBRS	Rd,K Rr, b Rr, b	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Z, N,V,C,H Z, N,V,C,H None None	1 1 1/2/3 1/2/3
CPI SBRC SBRS SBIC	Rd,K Rr, b Rr, b P, b	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared	$\begin{tabular}{c} Rd - Rr - C \\ Rd - K \\ if (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ ext{ or } 3 \\ ex$	Z, N,V,C,H Z, N,V,C,H None None None	1 1/2/3 1/2/3 1/2/3
CPI SBRC SBRS SBIC SBIS	Rd,K Rr, b Rr, b P, b P, b	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set	$\begin{array}{c} Rd-Rr-C\\ Rd-K\\ if (Rr(b)=0) PC \leftarrow PC+2 \text{ or } 3\\ if (Rr(b)=1) PC \leftarrow PC+2 \text{ or } 3\\ if (Pb)=0) PC \leftarrow PC+2 \text{ or } 3\\ if (P(b)=1) PC \leftarrow PC+2 \text{ or } 3\\ if (P(b)=1) PC \leftarrow PC+2 \text{ or } 3\\ \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None	1 1/2/3 1/2/3 1/2/3 1/2/3
CPI SBRC SBRS SBIC SBIS BRBS	Rd,K Rr, b Rr, b P, b P, b s, k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set	$\begin{array}{c} Rd - Rr - C \\ Rd - K \\ if (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ if (SREG(s) = 1) then PC \leftarrow PC + k + 1 \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3
CPI SBRC SBRS SBIC SBIS BRBS BRBS BRBC	Rd,K Rr, b P, b P, b s, k s, k s, k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared	$\begin{array}{c c} Rd - Rr - C \\ Rd - K \\ if (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ if (SREG(s) = 1) \text{ then } PC \leftarrow PC + k + 1 \\ if (SREG(s) = 0) \text{ then } PC \leftarrow PC + k + 1 \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ	Rd,K Rr, b P, b P, b s, k s, k k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal	$eq:rescaled_$	Z, N,V,C,H Z, N,V,C,H None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE	Rd,K Rr, b P, b P, b s, k s, k k k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE BRCS	Rd,K Rr, b P, b P, b s, k s, k k k k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE	Rd,K Rr, b P, b P, b s, k s, k k k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE BRCS	Rd,K Rr, b P, b P, b s, k s, k k k k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE BRCS BRCC	Rd,K Rr, b P, b P, b s, k s, k k k k k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BRREQ BRNE BRCS BRCC BRSH	Rd,K Rr, b P, b P, b s, k s, k k k k k k k k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE BRCS BRCC BRSH BRLO	Rd,K Rr, b P, b P, b s, k s, k k k k k k k k k k k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Statue Flag Set	$\begin{array}{c} Rd - Rr - C \\ Rd - K \\ if (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ if (SREG(s) = 1) then PC \leftarrow PC + k + 1 \\ if (SREG(s) = 0) then PC \leftarrow PC + k + 1 \\ if (Z = 1) then PC \leftarrow PC + k + 1 \\ if (Z = 0) then PC \leftarrow PC + k + 1 \\ if (C = 1) then PC \leftarrow PC + k + 1 \\ if (C = 0) then PC \leftarrow PC + k + 1 \\ if (C = 0) then PC \leftarrow PC + k + 1 \\ if (C = 1) then PC \leftarrow PC + k + 1 \\ if (C = 1) then PC \leftarrow PC + k + 1 \\ if (N = 1) then PC \leftarrow PC + k + 1 \\ if (N = 1) then PC \leftarrow PC + k + 1 \\ \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BRNE BRCS BRCC BRSH BRLO BRMI BRPL	Rd,K Rr, b P, b P, b s, k s, k k k k k k k k k k k k k k k k k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Not Equal Branch if Not Equal Branch if Carry Set Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	$\begin{array}{c} Rd-Rr-C\\ Rd-K\\ \hline\\ Rd-K\\ \hline\\ if (Rr(b)=0) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (Rr(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (P(b)=0) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (SREG(s)=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (SREG(s)=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (Z=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ \end{array}$	Z, N,V,C,H Z, N,V,C,H None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRRE BRCS BRCS BRCS BRCC BRSH BRLO BRMI BRPL BRGE	Rd,K Rr, b P, b P, b s, k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Katus Flag Cleared Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Same or Higher Branch if I Lower Branch if Minus Branch if Greater or Equal, Signed	$\begin{array}{c} Rd-Rr-C\\ Rd-K\\ \hline\\ If (Rr(b)=0) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ If (Rr(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ If (P(b)=0) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ If (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ If (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ If (SREG(s)=1) then PC \leftarrow PC+k+1\\ \hline\\ If (SREG(s)=0) then PC \leftarrow PC+k+1\\ \hline\\ If (Z=0) then PC \leftarrow PC+k+1\\ \hline\\ If (Z=0) then PC \leftarrow PC+k+1\\ \hline\\ If (C=1) then PC \leftarrow PC+k+1\\ \hline\\ If (C=0) then PC \leftarrow PC+k+1\\ \hline\\ If (C=0) then PC \leftarrow PC+k+1\\ \hline\\ If (C=1) then PC \leftarrow PC+k+1\\ \hline\\ If (C=1) then PC \leftarrow PC+k+1\\ \hline\\ If (N=0) then PC \leftarrow PC+k+1\\ \hline\\ If (N=0) then PC \leftarrow PC+k+1\\ \hline\\ If (N \oplus V=0) then PC \leftarrow PC+k+1\\ \hline\\ \end{array}$	Z, N,V,C,H Z, N,V,C,H None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BREQ BRNE BRCS BRCS BRCC BRSH BRLO BRNI BRLO BRMI BRPL BRGE BRLT	Rd,K Rr, b P, b P, b s, k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Katus Flag Cleared Branch if Not Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Greater or Equal, Signed Branch if Creater or Equal, Signed	$\begin{array}{c} Rd-Rr-C\\ Rd-K\\ \hline\\ Rd-K\\ \hline\\ if (Rr(b)=0) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (Rr(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (P(b)=0) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (SREG(s)=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (SREG(s)=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (Z=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (Z=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N \oplus V=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N \oplus V=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N \oplus V=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N \oplus V=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BRNE BRCS BRCC BRSH BRLO BRMI BRLD BRMI BRPL BRGE BRLT BRHS	Rd,K Rr, b P, b P, b s, k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Same or Higher Branch if I Suwer Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Laff Carry Flag Set	$\begin{array}{c} Rd-Rr-C\\ Rd-K\\ if (Rr(b)=0) PC \leftarrow PC+2 \ or \ 3\\ if (Rr(b)=1) PC \leftarrow PC+2 \ or \ 3\\ if (Rr(b)=1) PC \leftarrow PC+2 \ or \ 3\\ if (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ if (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ if (SREG(s)=1) \ then \ PC \leftarrow PC+k+1\\ if (SREG(s)=0) \ then \ PC \leftarrow PC+k+1\\ if (C=1) \ then \ PC \leftarrow PC+k+1\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ if (N=1) \ then \ PC \leftarrow PC+k+1\\ if (H=1) \ then \ PC$	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC	Rd,K Rr, b P, b P, b s, k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Ulus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{c} Rd-Rr-C\\ Rd-K\\ \hline\\ Rd-K\\ \hline\\ if (Rr(b)=0) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (Rr(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (P(b)=0) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ \hline\\ if (SREG(s)=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (SREG(s)=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (SREG(s)=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (H=1) \ then \ PC \leftarrow PC+k+1\\ \hline\\ if (H=0) \ then $	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRLD BRMI BRPL BRGE BRLT BRHS	Rd,K Rr, b P, b P, b s, k k	Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Same or Higher Branch if I Suwer Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Laff Carry Flag Set	$\begin{array}{c} Rd-Rr-C\\ Rd-K\\ if (Rr(b)=0) PC \leftarrow PC+2 \ or \ 3\\ if (Rr(b)=1) PC \leftarrow PC+2 \ or \ 3\\ if (Rr(b)=1) PC \leftarrow PC+2 \ or \ 3\\ if (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ if (P(b)=1) PC \leftarrow PC+2 \ or \ 3\\ if (SREG(s)=1) \ then \ PC \leftarrow PC+k+1\\ if (SREG(s)=0) \ then \ PC \leftarrow PC+k+1\\ if (C=1) \ then \ PC \leftarrow PC+k+1\\ if (C=0) \ then \ PC \leftarrow PC+k+1\\ if (N=0) \ then \ PC \leftarrow PC+k+1\\ if (N=1) \ then \ PC \leftarrow PC+k+1\\ if (H=1) \ then \ PC$	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
SPM		Store Program Memory	(Z) ← R1:R0	None -	
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack STACK		None	2
POP	Rd	Pop Register from Stack	$Rd \gets STACK$	None	2
	MCU	CONTROL INSTRUCTIONS			
NOP		No Operation		None	1
SLEEP		Sleep (see specific descr. for Sleep function)		None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	escr. for WDR/timer) None 1	
BREAK		Break	For On-chip Debug Only None		N/A

7.2 Atmel AT90USB647

Speed [MHz]	Power supply [V]	Ordering code ⁽²⁾	USB interface	Package (1)	Operating range
16 ⁽³⁾	2.7-5.5	AT90USB647-AU AT90USB647-MU	USB OTG	MD PS	Industrial (-40° to +85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully green.

3. See "Maximum speed vs. VCC" on page 392.

MD	64 - lead, 14×14 mm body size, 1.0mm body thickness 0.8mm lead pitch, thin profile plastic quad flat package (TQFP)
PS	64 - lead, 9 × 9mm body size, 0.50mm pitch Quad flat no lead package (QFN)

NOTES: QFN STANDARD NOTES

1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M. - 1994.

2. DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED

BETWEEN 0.15 AND 0.30 mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION & SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

3. MAX. PACKAGE WARPAGE IS 0.05mm.

4. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.

5. PIN #1 ID ON TOP WILL BE LASER MARKED.

6. THIS DRAWING CONFORMES TO JEDEC REGISTERED OUTLINE MO-220.

7. A MAXIMUM 0.15mm PULL BACK (L1) MAY BE PRESENT.

L MINUS L1 TO BE EQUAL TO OR GREATER THAN 0.30 mm

8. THE TERMINAL #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER BE EITHER A MOLD OR MARKED FEATURE

9.1.3 Atmel AT90USB1287/6 second release

- Incorrect CPU behavior for VBUSTI and IDTI interrupts routines
- USB Eye Diagram violation in low-speed mode
- Transient perturbation in USB suspend mode generates over consumption
- VBUS Session valid threshold voltage
- Spike on TWI pins when TWI is enabled
- · High current consumption in sleep mode
- Async timer interrupt wake up from sleep generate multiple interrupts

7. Incorrect CPU behavior for VBUSTI and IDTI interrupts routines

The CPU core may incorrectly execute the interrupt vector related to the VBUSTI and IDTI interrupt flags.

Problem fix/workaround

Do not enable these interrupts, firmware must process these USB events by polling VBUSTI and IDTI flags.

6. USB Eye Diagram violation in low-speed mode

The low to high transition of D- violates the USB eye diagram specification when transmitting with low-speed signaling.

Problem fix/workaround

None.

5. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit anymore. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.

4. VBUS session valid threshold voltage

The VSession valid threshold voltage is internally connected to VBus_Valid (4.4V approx.). That causes the device to attach to the bus only when Vbus is greater than VBusValid instead of V_Session Valid. Thus if VBUS is lower than 4.4V, the device is detached.

Problem fix/workaround

According to the USB power drop budget, this may require connecting the device toa root hub or a self-powered hub.

3. Spike on TWI pins when TWI is enabled

100ns negative spike occurs on SDA and SCL pins when TWI is enabled.

Problem fix/workaround

No known workaround, enable Atmel AT90USB64/128 TWI first versus the others nodes of the TWI network.

2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem fix/workaround

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

1. Asynchronous timer interrupt wake up from sleep generates multiple interrupts

If the CPU core is in sleep and wakes-up from an asynchronous timer interrupt and then go back in sleep again it may wake up multiple times.

Problem fix/workaround

A software workaround is to wait with performing the sleep instruction until TCNT2>OCR2+1.

9.1.4 Atmel AT90USB1287/6 Third Release

- Incorrect CPU behavior for VBUSTI and IDTI interrupts routines
- Transient perturbation in USB suspend mode generates over consumption
- Spike on TWI pins when TWI is enabled
- High current consumption in sleep mode
- · Async timer interrupt wake up from sleep generate multiple interrupts

5. Incorrect CPU behavior for VBUSTI and IDTI interrupts routines

The CPU core may incorrectly execute the interrupt vector related to the VBUSTI and IDTI interrupt flags.

Problem fix/workaround

Do not enable these interrupts, firmware must process these USB events by polling VBUSTI and IDTI flags.

4. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.

3. Spike on TWI pins when TWI is enabled

100ns negative spike occurs on SDA and SCL pins when TWI is enabled.

Problem fix/workaround

No known workaround, enable AT90USB64/128 TWI first, before the others nodes of the TWI network.

2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem fix/workaround

Before entering sleep, interrupts not used to wake up the part from sleep mode should be disabled.

Asynchronous timer interrupt wake up from sleep generates multiple interrupts
 If the CPU core is in sleep mode and wakes-up from an asynchronous timer interrupt and
 then goes back into sleep mode, it may wake up multiple times.

Problem fix/workaround

A software workaround is to wait before performing the sleep instruction: until TCNT2>OCR2+1.

9.2 Atmel AT90USB646/7 errata

9.2.1 AT90USB646/7 errata history TBD

Silicon Release	90USB646-16MU	90USB647-16AU	90USB647-16MU
First Release			
Second Release			

Note '*' means a blank or any alphanumeric string.

9.2.2 AT90USB646/7 first release.

- Incorrect interrupt routine execution for VBUSTI, IDTI interrupts flags
- USB Eye Diagram violation in low-speed mode
- Transient perturbation in USB suspend mode generates over consumption
- Spike on TWI pins when TWI is enabled
- High current consumption in sleep mode
- · Async timer interrupt wake up from sleep generate multiple interrupts

6. Incorrect CPU behavior for VBUSTI and IDTI interrupts routines

The CPU core may incorrectly execute the interrupt vector related to the VBUSTI and IDTI interrupt flags.

Problem fix/workaround

Do not enable these interrupts, firmware must process these USB events by polling VBUSTI and IDTI flags.

5. USB Eye Diagram violation in low-speed mode

The low to high transition of D- violates the USB eye diagram specification when transmitting with low-speed signaling.

Problem fix/workaround

None.

4. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit anymore. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.

3. Spike on TWI pins when TWI is enabled

100ns negative spike occurs on SDA and SCL pins when TWI is enabled.

10. Datasheet revision history for Atmel AT90USB64/128

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

10.1 Changes from 7593A to 7593B

- 1. Changed default configuration for fuse bytes and security byte.
- 2. Suppression of timer 4,5 registers which does not exist.
- 3. Updated typical application schematics in USB section

10.2 Changes from 7593B to 7593C

1. Update to package drawings, MQFP64 and TQFP64.

10.3 Changes from 7593C to 7593D

 For further product compatibility, changed USB PLL possible prescaler configurations. Only 8MHz and 16MHz crystal frequencies allows USB operation (see Table 7-11 on page 50).

10.4 Changes from 7593D to 7593E

- 1. Updated PLL Prescaler table: configuration words are different between AT90USB64x and AT90USB128x to enable the PLL with a 16MHz source.
- 2. Cleaned up some bits from USB registers, and updated information about OTG timers, remote wake-up, reset and connection timings.
- 3. Updated clock distribution tree diagram (USB prescaler source and configuration register).
- 4. Cleaned up register summary.
- 5. Suppressed PCINT23:8 that do not exist from External Interrupts.
- 6. Updated Electrical Characteristics.
- 7. Added Typical Characteristics.
- 8. Update Errata section.

10.5 Changes from 7593E to 7593F

- 1. Removed 'Preliminary' from document status.
- 2. Clarification in Stand by mode regarding USB.

10.6 Changes from 7593F to 7593G

1. Updated Errata section.

10.7 Changes from 7593G to 7593H

- 1. Added Signature information for 64K devices.
- 2. Fixed figure for typical bus powered application
- 3. Added min/max values for BOD levels
- 4. Added ATmega32U6 product
- 5. Update Errata section
- 6. Modified descriptions for HWUPE and WAKEUPE interrupts enable (these interrupts should be enabled only to wake up the CPU core from power down mode).

10.8 Changes from 7593H to 7593I

1. Updated Table 9-2 in "Brown-out detection" on page 60. Unused BOD levels removed.

10.9 Changes from 7593I to 7593J

- 1. Updated Table 9-2 in "Brown-out detection" on page 60. BOD level 100 removed.
- 2. Updated "Ordering information" on page 18.
- 3. Removed ATmega32U6 errata section.

10.10 Changes from 7593J to 7593K

- 1. Corrected Figure 6-7 on page 34, Figure 6-8 on page 34 and Figure 6-9 on page 35.
- Corrected ordering information for Section 7.3 "Atmel AT90USB1286" on page 20, Section 7.4 "Atmel AT90USB1287" on page 21 and Section 7.2 "Atmel AT90USB647" on page 19.
- 3. Removed the ATmega32U6 device and updated the datasheet accordingly.
- 4. Updated Assembly Code Example in "Watchdog reset" on page 61.

10.11 Changes from 7593K to 7593L

- 1. Updated the "Ordering information" on page 18. Changed the speed from 20MHz to 16MHz.
- 2. Replaced ATmegaAT90USBxxxx by AT90USBxxxx through the datasheet.
- 3. Updated the first paragraph of "Overview" on page 307. Port A replaced by Port F.
- 4. Updated ADC equation in "ADC conversion result" on page 318. The equation has 1024 instead of 1023.
- 5. Created "Packaging Information" chapter.
- 6. Replaced the "QFN64" Packaging by an updated QFN64 Packaging drawing.
- 7. Updated "Errata" on page 26. AT90USB1286/7 has a fourth release, while AT90USB646/7 updated with a second release.
- 8. In Section "Overview" on page 307, "Port A" has been replaced by "Port F" in the first section.
- 9. In Section "Atmel AT90USB647" on page 19 the USB interface has been changed to USB OTG.
- 10. In Section "Atmel AT90USB1286" on page 20 the USB interface has been changed to Device.
- 11. In Section "Atmel AT90USB1287" on page 21 the USB interface has been changed to Host OTG.
- 12. General update according to new template.

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600 www.atmel.com

Atmel Asia Limited Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

Atmel Japan

16F, Shin Osaki Kangyo Bldg. 1-6-4 Osaki Shinagawa-ku Tokyo 104-0032 JAPAN Tel: (+81) 3-6417-0300 Fax: (+81) 3-6417-0370

© 2012 Atmel Corporation. All rights reserved.

Atmel[®], Atmel logo and combinations thereof, AVR[®], AVR Studio[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Windows[®] is a registered trademark of Microsoft Corporation in U.S. and or other countries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROF-ITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.