



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2566 |
| Number of Logic Elements/Cells | 25660 |
| Total RAM Bits | 1944576 |
| Number of I/O | 455 |
| Number of Gates | - |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep1sgx25cf672c5n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Transmitter Path

This section describes the data path through the Stratix GX transmitter (see Figure 2–2). Data travels through the Stratix GX transmitter via the following modules:

- Transmitter PLL
- Transmitter phase compensation FIFO buffer
- Byte serializer
- 8B/10B encoder
- Serializer (parallel to serial converter)
- Transmitter output buffer

Transmitter PLL

Each transceiver block has one transmitter PLL, which receives the reference clock and generates the following signals:

- High-speed serial clock used by the serializer
- Slow-speed reference clock used by the receiver
- Slow-speed clock used by the logic array (divisible by two for double-width mode)

The INCLK clock is the input into the transmitter PLL. There is one INCLK clock per transceiver block. This clock can be fed by either the REFCLKB pin, PLD routing, or the inter-transceiver routing line. See the section "Stratix GX Clocking" on page 2–30 for more information about the inter-transceiver lines.

The transmitter PLL in each transceiver block clocks the circuits in the transmit path. The transmitter PLL is also used to train the receiver PLL. If no transmit channels are used in the transceiver block, the transmitter PLL can be turned off. Figure 2–3 is a block diagram of the transmitter PLL.

XAUI Mode

The transmit state machine translates the XAUI XGMII code group to the XAUI PCS code group. Table 2–3 shows the code conversion.

| Table 2–3. Code Conversion | | | | |
|----------------------------|---|--|-------------------------|--|
| XGMII TXC | XGMII TXD | PCS Code-Group | Description | |
| 0 | 00 through FF | Dxx.y | Normal data | |
| 1 | 07 | K28.0 or K28.3 or K28.5 | Idle in I | |
| 1 | 07 | K28.5 | Idle in T | |
| 1 | 9C | K28.4 | Sequence | |
| 1 | FB | K27.7 | Start | |
| 1 | FD | K29.7 | Terminate | |
| 1 | FE | K30.7 | Error | |
| 1 | See IEEE 802.3 reserved code groups | See IEEE 802.3 reserved code groups | Reserved code groups | |
| 1 | Other value | K30.7 | Invalid XGMII character | |

The XAUI PCS idle code groups, /K28.0/ (/R/) and /K28.5/ (/K/), are automatically randomized based on a PRBS7 pattern with an x^7+x^6+1 polynomial. The /K28.3/ (/A/) code group is automatically generated between 16 and 31 idle code groups. The idle randomization on the /A/, /K/, and /R/ code groups are done automatically by the transmit state machine.

Serializer (Parallel-to-Serial Converter)


The serializer converts the parallel 8-bit or 10-bit data into a serial stream, transmitting the LSB first. The serialized stream is then fed to the transmit buffer. Figure 2–5 is a diagram of the serializer.

Pre-emphasis percentage is defined as $V_{PP}/V_S - 1$, where V_{PP} is the differential emphasized voltage (peak-to-peak) and V_S is the differential steady-state voltage (peak-to-peak).

Programmable Transmitter Termination

The programmable termination can be statically set in the Quartus II software. The values are $100~\Omega$ $120~\Omega$ $150~\Omega$ and off. Figure 2–9 shows the setup for programmable termination.

Figure 2-9. Programmable Transmitter Termination



Receiver Path

This section describes the data path through the Stratix GX receiver (refer to Figure 2–2 on page 2–4). Data travels through the Stratix GX receiver via the following modules:

- Input buffer
- Clock Recovery Unit (CRU)
- Deserializer
- Pattern detector and word aligner
- Rate matcher and channel aligner
- 8B/10B decoder
- Receiver logic array interface

Receiver Input Buffer

The Stratix GX receiver input buffer supports the 1.5-V PCML I/O standard at a rate up to 3.1875 Gbps. Additional I/O standards, LVDS, 3.3-V PCML, and LVPECL can be supported when AC coupled. The common mode of the input buffer is 1.1 V. The receiver can support Stratix GX-to-Stratix GX DC coupling.



3. Source-Synchronous Signaling With DPA

SGX51003-1.1

Introduction

Expansion in the telecommunications market and growth in Internet use requires systems to move more data faster than ever. To meet this demand, rely on solutions such as differential signaling and emerging high-speed interface standards including RapidIO, POS-PHY 4, SFI-4, or XSBI.

These new protocols support differential data rates up to 1 Gbps and higher. At these high data rates, it becomes more challenging to manage the skew between the clock and data signals. One solution to this challenge is to use CDR to eliminate skew between data channels and clock signals. Another potential solution, DPA, is beginning to be incorporated into some of these protocols.

The source-synchronous high-speed interface in Stratix GX devices is a dedicated circuit embedded into the PLD allowing for high-speed communications. The *High-Speed Source-Synchronous Differential I/O Interfaces in Stratix GX Devices* chapter of the *Stratix GX Device Handbook, Volume 2* provides information on the high-speed I/O standard features and functions of the Stratix GX device.

Stratix GX I/O Banks

Stratix GX devices contain 17 I/O banks. I/O banks one and two support high-speed LVDS, LVPECL, and 3.3-V PCML inputs and outputs. These two banks also incorporate an embedded dynamic phase aligner within the source-synchronous interface (see Figure 3–8 on page 3–10). The dynamic phase aligner corrects for the phase difference between the clock and data lines caused by skew. The dynamic phase aligner operates automatically and continuously without requiring a fixed training pattern, and allows the source-synchronous circuitry to capture data correctly regardless of the channel-to-clock skew.

Principles of SERDES Operation

Stratix GX devices support source-synchronous differential signaling up to 1 Gbps in DPA mode, and up to 840 Mbps in non-DPA mode. Serial data is transmitted and received along with a low-frequency clock. The PLL can multiply the incoming low-frequency clock by a factor of 1 to 10. The SERDES factor *J* can be 8 or 10 for the DPA mode, or 4, 7, 8, or 10 for all other modes. The SERDES factor does not have to equal the clock

The actual lock time for different data patterns varies depending on the data's transition density (how often the data switches between 1 and 0) and jitter characteristic. The DPA circuitry is designed to lock onto any data pattern with sufficient transition density, so the circuitry works with current and future protocols. Experiments and simulations show that the DPA circuitry locks when the data patterns listed in Table 3–4 are repeated for the specified number of times. There are other suitable patterns not shown in Table 3–4 and/or pattern lengths, but the lock time may vary. The circuit can adjust for any phase variation that may occur during operation.

| Table 3–4. Training Patterns for Different Protocols | | | |
|--|---|-----------------------|--|
| Protocols | Training Pattern | Number of Repetitions | |
| SPI-4, NPSI | Ten 0's, ten 1's (000000000001111111111) | 256 | |
| RapidIO | Four 0's, four 1's (00001111) or one 1, two 0's, one 1, four 0's (10010000) | | |
| Other designs | Eight alternating 1's and 0's (10101010 or 01010101) | | |
| SFI-4, XSBI | Not specified | | |

Phase Synchronizer

Each receiver has its own phase synchronizer. The receiver phase synchronizer aligns the phase of the parallel data from all the receivers to one global clock. The synchronizers in each channel consist of a 4-bit deep and *J*-bit wide FIFO buffer. The parallel clock writes to the FIFO buffer and the global clock (GCLK) reads from the FIFO buffer. The global and parallel clock inputs into the synchronizers must have identical frequencies and differ only in phase. The FIFO buffer never becomes full or empty (because the source and receive signals are frequency locked) when operating within the DPA specifications, and the operation does not require an empty/full flag or read/write enable signals.

Receiver Data Realignment In DPA Mode

While DPA operation aligns the incoming clock phase to the incoming data phase, it does not guarantee the parallelization boundary or byte boundary. When the dynamic phase aligner realigns the data bits, the bits may be shifted out of byte alignment, as shown in Figure 3–10.

TriMatrix Memory

TriMatrix memory consists of three types of RAM blocks: M512, M4K, and M-RAM blocks. Although these memory blocks are different, they can all implement various types of memory with or without parity, including true dual-port, simple dual-port, and single-port RAM, ROM, and FIFO buffers. Table 4–2 shows the size and features of the different RAM blocks.

| Table 4–2. TriMatrix Memory Features (Part 1 of 2) | | | | |
|--|----------------------------------|----------------------------------|--------------------------------|--|
| Memory Feature | M512 RAM Block (32 × 18 Bits) | M4K RAM Block (128 × 36 Bits) | M-RAM Block (4K × 144 Bits) | |
| Maximum performance | (1) | (1) | (1) | |
| True dual-port memory | | ✓ | ✓ | |
| Simple dual-port memory | ✓ | ~ | ✓ | |
| Single-port memory | ✓ | ✓ | ✓ | |
| Shift register | ✓ | ✓ | | |
| ROM | ✓ | ✓ | (2) | |
| FIFO buffer | ✓ | ✓ | ✓ | |
| Byte enable | | ✓ | ✓ | |
| Parity bits | ✓ | ✓ | ✓ | |
| Mixed clock mode | ✓ | ✓ | ✓ | |
| Memory initialization | ✓ | ✓ | | |
| Simple dual-port memory mixed width support | ✓ | ~ | ~ | |
| True dual-port memory mixed width support | | ~ | ✓ | |
| Power-up conditions | Outputs cleared | Outputs cleared | Outputs unknown | |
| Register clears | Input and output registers | Input and output registers | Output registers | |
| Mixed-port read- during-write | Unknown output/old data | Unknown output/old data | Unknown output | |

single block of RAM ideal for data packet storage. The different-sized blocks allow Stratix GX devices to efficiently support variable-sized memory in designs.

The Quartus II software automatically partitions the user-defined memory into the embedded memory blocks using the most efficient size combinations. You can also manually assign the memory to a specific block size or a mixture of block sizes.

M512 RAM Block

The M512 RAM block is a simple dual-port memory block and is useful for implementing small FIFO buffers, DSP, and clock domain transfer applications. Each block contains 576 RAM bits (including parity bits). M512 RAM blocks can be configured in the following modes:

- Simple dual-port RAM
- Single-port RAM
- FIFO
- ROM
- Shift register

When configured as RAM or ROM, you can use an initialization file to pre-load the memory contents.

The memory address depths and output widths can be configured as $512 \times 1,256 \times 2,128 \times 4,64 \times 8$ (64×9 bits with parity), and 32×16 (32×18 bits with parity). Mixed-width configurations are also possible, allowing different read and write widths. Table 4–3 summarizes the possible M512 RAM block configurations.

| Table 4-3 | Table 4–3. M512 RAM Block Configurations (Simple Dual-Port RAM) | | | | | 1) | |
|-----------|---|----------|----------|----------|----------|----------|----------|
| Dood Dout | Write Port | | | | | | |
| Read Port | 512 × 1 | 256 × 2 | 128 × 4 | 64 × 8 | 32 × 16 | 64 × 9 | 32 × 18 |
| 512 × 1 | ✓ | ✓ | ✓ | ✓ | ✓ | | |
| 256 × 2 | ✓ | ✓ | ✓ | ✓ | ✓ | | |
| 128 × 4 | ✓ | ✓ | ✓ | | ✓ | | |
| 64 × 8 | ✓ | ✓ | | ✓ | | | |
| 32 × 16 | ✓ | ✓ | ✓ | | ✓ | | |
| 64 × 9 | | | | | | ✓ | |
| 32 × 18 | | | | | | | ✓ |

| Table 4–10. M-RAM Combined Byte Selection for ×144 Mode Notes (1), (2) | | |
|--|-------------|--|
| byteena[150] | datain ×144 | |
| [0] = 1 | [80] | |
| [1] = 1 | [179] | |
| [2] = 1 | [2618] | |
| [3] = 1 | [3527] | |
| [4] = 1 | [4436] | |
| [5] = 1 | [5345] | |
| [6] = 1 | [6254] | |
| [7] = 1 | [7163] | |
| [8] = 1 | [8072] | |
| [9] = 1 | [8981] | |
| [10] = 1 | [9890] | |
| [11] = 1 | [10799] | |
| [12] = 1 | [116108] | |
| [13] = 1 | [125117] | |
| [14] = 1 | [134126] | |
| [15] = 1 | [143135] | |

Notes to Tables 4-9 and 4-10:

- (1) Any combination of byte enables is possible.
- (2) Byte enables can be used in the same manner with 8-bit words, that is, in $\times 16$, $\times 32$, $\times 64$, and $\times 128$ modes.

Similar to all RAM blocks, M-RAM blocks can have different clocks on their inputs and outputs. All input registers—renwe, datain, address, and byte enable registers—are clocked together from either of the two clocks feeding the block. The output register can be bypassed. The eight labclk signals or local interconnect can drive the control signals for the A and B ports of the M-RAM block. LEs can also control the clock_a, clock_b, renwe_a, renwe_b, clr_a, clr_b, clocken_a, and clocken_b signals as shown in Figure 4–18.





Figure 4-19. EP1SGX40 Device with M-RAM Interface Locations

Note (1)

Note to Figure 4–19:

(1) Device shown is an EP1SGX40 device. The number and position of M-RAM blocks varies in other devices.

The M-RAM block local interconnect is driven by the R4, R8, C4, C8, and direct link interconnects from adjacent LABs. For independent M-RAM blocks, up to 10 direct link address and control signal input connections to the M-RAM block are possible from the left adjacent LABs for M-RAM




Notes to Figure 4–20:

- Only R24 and C16 interconnects cross the M-RAM block boundaries.
- The right-facing M-RAM block has interface blocks on the right side, but none on the left. B1 to B6 and A1 to A6 orientation is clipped across the vertical axis for right-facing M-RAM blocks.

| Table 4–19. I/O Standards Supported for Enhanced PLL Pins (Part 2 of 2) | | | | |
|---|----------|--------|-----------|--------|
| I/O Otomboud | | Output | | |
| I/O Standard | INCLK | FBIN | PLLENABLE | EXTCLK |
| SSTL-3 class I | ✓ | ✓ | | ✓ |
| SSTL-3 class II | ✓ | ✓ | | ✓ |
| AGP (1× and 2×) | ✓ | ✓ | | ✓ |
| CTT | ✓ | ✓ | | ✓ |

Enhanced PLLs 11 and 12 support one single-ended output each (see Figure 4–55). These outputs do not have their own VCC and GND signals. Therefore, to minimize jitter, do not place switching I/O pins next to this output pin.

Figure 4-55. External Clock Outputs for Enhanced PLLs 11 & 12



Note to Figure 4–55:

(1) For PLL 11, this pin is CLK13n; for PLL 12 this pin is CLK7n.

Stratix GX devices can drive any enhanced PLL driven through the global clock or regional clock network to any general I/O pin as an external output clock. The jitter on the output clock is not guaranteed for these cases.

Clock Feedback

The following four feedback modes in Stratix GX device enhanced PLLs allow multiplication and/or phase and delay shifting:

- Zero delay buffer: The external clock output pin is phase-aligned with the clock input pin for zero delay.
- External feedback: The external feedback input pin, FBIN, is phase-aligned with the clock input, CLK, pin. Aligning these clocks allows you to remove clock delay and skew between devices. This mode is only possible for PLLs 5 and 6. PLLs 5 and 6 each support

Table 4–22 shows the performance specification for DDR SDRAM, RLDRAM II, QDR SRAM, QDRII SRAM, and ZBT SRAM interfaces in EP1SGX10 through EP1SGX40 devices. The DDR SDRAM and QDR SRAM numbers in Table 4–22 have been verified with hardware characterization with third-party DDR SDRAM and QDR SRAM devices over temperature and voltage extremes.

| Table 4–22. External RAM Support in EP1SGX10 Through EP1SGX40 Devices | | | | | |
|---|--------------|----------------|-------------------|-------------------|--|
| | | Maxim | num Clock Rate (N | IHz) | |
| DDR Memory Type | I/O Standard | -5 Speed Grade | -6 Speed Grade | -7 Speed Grade | |
| DDR SDRAM (1), (2) | SSTL-2 | 200 | 167 | 133 | |
| DDR SDRAM - side banks (2), (3), (4) | SSTL-2 | 150 | 133 | 133 | |
| RLDRAM II (4) | 1.8-V HSTL | 200 | (5) | (5) | |
| QDR SRAM (6) | 1.5-V HSTL | 167 | 167 | 133 | |
| QDRII SRAM (6) | 1.5-V HSTL | 200 | 167 | 133 | |
| ZBT SRAM (7) | LVTTL | 200 | 200 | 167 | |

Notes to Table 4-22:

- (1) These maximum clock rates apply if the Stratix GX device uses DQS phase-shift circuitry to interface with DDR SDRAM. DQS phase-shift circuitry is only available in the top and bottom I/O banks (I/O banks 3, 4, 7, and 8).
- (2) For more information on DDR SDRAM, see AN 342: Interfacing DDR SDRAM with Stratix & Stratix GX Devices.
- (3) DDR SDRAM is supported on the Stratix GX device side I/O banks (I/O banks 1, 2, 5, and 6) without dedicated DQS phase-shift circuitry. The read DQS signal is ignored in this mode.
- (4) These performance specifications are preliminary.
- (5) This device does not support RLDRAM II.
- (6) For more information on QDR or QDRII SRAM, see AN 349: QDR SRAM Controller Reference Design for Stratix & Stratix GX Devices.
- (7) For more information on ZBT SRAM, see AN 329: ZBT SRAM Controller Reference Design for Stratix & Stratix GX Devices.

In addition to six I/O registers and one input latch in the IOE for interfacing to these high-speed memory interfaces, Stratix GX devices also have dedicated circuitry for interfacing with DDR SDRAM. In every Stratix GX device, the I/O banks at the top (I/O banks 3 and 4) and bottom (I/O banks 7 and 8) of the device support DDR SDRAM up to 200 MHz. These pins support DQS signals with DQ bus modes of $\times 8$, $\times 16$, or $\times 32$.

and before and during configuration. Together, the configuration and initialization processes are called command mode. Normal device operation is called user mode.

A built-in weak pull-up resistor pulls all user I/O pins to V_{CCIO} before and during device configuration.

SRAM configuration elements allow Stratix GX devices to be reconfigured in-circuit by loading new configuration data into the device. With real-time reconfiguration, the device is forced into command mode with a device pin. The configuration process loads different configuration data, reinitializes the device, and resumes user-mode operation. You can perform in-field upgrades by distributing new configuration files either within the system or remotely.

Configuration Schemes

You can load the configuration data for a Stratix GX device with one of five configuration schemes (see Table 5–1), chosen on the basis of the target application. You can use a configuration device, intelligent controller, or the JTAG port to configure a Stratix GX device. A configuration device can automatically configure a Stratix GX device at system power-up.

You can configure multiple Stratix GX devices in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

| Table 5–1. Data Sources for Configuration | | | |
|---|---|--|--|
| Configuration Scheme | Data Source | | |
| Configuration device | Enhanced or EPC2 configuration device | | |
| Passive serial (PS) | ByteBlasterMV [™] or MasterBlaster [™] download cable or serial data source | | |
| Passive parallel asynchronous (PPA) | Parallel data source | | |
| Fast passive parallel | Parallel data source | | |
| JTAG | MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC file (.jam or .jbc) | | |

Partial Reconfiguration

The enhanced PLLs within the Stratix GX device family support partial reconfiguration of their multiply, divide, and time delay settings without reconfiguring the entire device. You can use either serial data from the logic array or regular I/O pins to program the PLL's counter settings in a serial chain. This option provides considerable flexibility for frequency synthesis, allowing real-time variation of the PLL frequency and delay. The rest of the device is functional while reconfiguring the PLL. See the *Stratix GX Architecture* chapter of the *Stratix GX Device Handbook*, *Volume 1* for more information on Stratix GX PLLs.

Remote Update Configuration Modes

Stratix GX devices also support remote configuration using an Altera enhanced configuration device (for example, EPC16, EPC8, and EPC4 devices) with page mode selection. Factory configuration data is stored in the default page of the configuration device. This is the default configuration which contains the design required to control remote updates and handle or recover from errors. You write the factory configuration once into the flash memory or configuration device. Remote update data can update any of the remaining pages of the configuration device. If there is an error or corruption in a remote update configuration, the configuration device reverts back to the factory configuration information.

There are two remote configuration modes: remote and local configuration. You can use the remote update configuration mode for all three configuration modes: serial, parallel synchronous, and parallel asynchronous. Configuration devices (for example, EPC16 devices) only support serial and parallel synchronous modes. Asynchronous parallel mode allows remote updates when an intelligent host is used to configure the Stratix GX device. This host must support page mode settings similar to an EPC16 device.

Remote Update Mode

When the Stratix GX device is first powered-up in remote update programming mode, it loads the configuration located at page address 000. The factory configuration should always be located at page address 000, and should never be remotely updated. The factory configuration contains the required logic to perform the following operations:

- Determine the page address/load location for the next application's configuration data
- Recover from a previous configuration error

| Table 6–41. M-RAM Block Internal Timing Microparameter Descriptions (Part 2 of 2) | | |
|--|---|--|
| Symbol | Parameter | |
| t _{MRAMDATABSU} | B port setup time before clock | |
| t _{MRAMDATABH} | B port hold time after clock | |
| t _{MRAMADDRBSU} | B port address setup time before clock | |
| t _{MRAMADDRBH} | B port address hold time after clock | |
| t _{MRAMDATACO1} | Clock-to-output delay when using output registers | |
| t _{MRAMDATACO2} | Clock-to-output delay without output registers | |
| t _{MRAMCLKHL} | Minimum clock high or low time | |
| t _{MRAMCLR} | Minimum clear pulse width | |

| Table 6–42. Routing Delay Internal Timing Microparameter Descriptions | | | |
|---|---|--|--|
| Symbol | Parameter | | |
| t _{R4} | Delay for an R4 line with average loading; covers a distance of four LAB columns | | |
| t _{R8} | Delay for an R8 line with average loading; covers a distance of eight LAB columns | | |
| t _{R24} | Delay for an R24 line with average loading; covers a distance of 24 LAB columns | | |
| t _{C4} | Delay for an C4 line with average loading; covers a distance of four LAB rows | | |
| t _{C8} | Delay for an C8 line with average loading; covers a distance of eight LAB rows | | |
| t _{C16} | Delay for an C16 line with average loading; covers a distance of 16 LAB rows | | |
| t _{LOCAL} | Local interconnect delay | | |

| Table 6–43. Stratix GX Reset & PLL Lock Time Parameter Descriptions (Part 1 of 2) | | |
|---|---|--|
| Symbol | Parameter | |
| tanalogresetpw | Pulse width to power down analog circuits. | |
| t _{DIGITALRESETPW} | Pulse width to reset digital circuits | |
| t _{TX_PLL_LOCK} | The time it takes the tx_pll to lock to the reference clock. | |

| Table 6–79. Stratix GX IOE Programmable Delays on Row Pins | | | | | | | | | |
|--|---------|----------------|-------|---------|----------|---------|-------|------|--|
| Parameter | Setting | -5 Speed Grade | | -6 Spec | ed Grade | -7 Spee | 11:4 | | |
| Parameter | | Min | Max | Min | Max | Min | Max | Unit | |
| Decrease input delay to | Off | | 3,970 | | 4,367 | | 5,022 | ps | |
| internal cells | On | | 3,390 | | 3,729 | | 4,288 | ps | |
| | Small | | 2,810 | | 3,091 | | 3,554 | ps | |
| | Medium | | 164 | | 173 | | 198 | ps | |
| | Large | | 164 | | 173 | | 198 | ps | |
| Decrease input delay to | Off | | 3,900 | | 4,290 | | 4,933 | ps | |
| input register | On | | 0 | | 0 | | 0 | ps | |
| Decrease input delay to | Off | | 1,240 | | 1,364 | | 1,568 | ps | |
| output register | On | | 0 | | 0 | | 0 | ps | |
| Increase delay to output | Off | | 0 | | 0 | | 0 | ps | |
| pin | On | | 377 | | 397 | | 456 | ps | |
| Increase delay to output | Off | | 0 | | 0 | | 0 | ps | |
| enable pin | On | | 348 | | 383 | | 441 | ps | |
| Increase output clock | Off | | 0 | | 0 | | 0 | ps | |
| enable delay | On | | 180 | | 198 | | 227 | ps | |
| | Small | | 260 | | 286 | | 328 | ps | |
| | Large | | 260 | | 286 | | 328 | ps | |
| Increase input clock enable | Off | | 0 | | 0 | | 0 | ps | |
| delay | On | | 180 | | 198 | | 227 | ps | |
| | Small | | 260 | | 286 | | 328 | ps | |
| | Large | | 260 | | 286 | | 328 | ps | |
| Increase output enable | Off | | 0 | | 0 | | 0 | ps | |
| clock enable delay | On | | 540 | | 594 | | 683 | ps | |
| | Small | | 1,016 | | 1,118 | | 1,285 | ps | |
| | Large | | 1,016 | | 1,118 | | 1,285 | ps | |

| Table 6–86. High-Speed Timing Specifications & Definitions (Part 2 of 2) | | | | | | | |
|--|---|--|--|--|--|--|--|
| High-Speed Timing Specification | Definitions | | | | | | |
| t _{FALL} | High-to-low transmission time. | | | | | | |
| Timing unit interval (TUI) | The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency} \times \text{Multiplication Factor}) = t_{\text{C}}/w$). | | | | | | |
| f _{HSDR} | Maximum/minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA. | | | | | | |
| f _{HSDRDPA} | Maximum/minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA. | | | | | | |
| Channel-to-channel skew (TCCS) | The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement. | | | | | | |
| Sampling window (SW) | The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window. $SW = t_{SW} \; (max) - t_{SW} \; (min).$ | | | | | | |
| Input jitter (peak-to-peak) | Peak-to-peak input jitter on high-speed PLLs. | | | | | | |
| Output jitter (peak-to-peak) | Peak-to-peak output jitter on high-speed PLLs. | | | | | | |
| t _{DUTY} | Duty cycle on high-speed transmitter output clock. | | | | | | |
| t _{LOCK} | Lock time for high-speed transmitter and receiver PLLs. | | | | | | |

Table 6–87 shows the high-speed I/O timing specifications for Stratix GX devices.

| Table 6–87. High-Speed I/O Specifications (Part 1 of 4)Notes (1), (2) | | | | | | | | | | | |
|--|---|----------------|-----|-----|----------------|-----|-----|----------------|-----|-----|------|
| Symbol | Conditions | -5 Speed Grade | | | -6 Speed Grade | | | -7 Speed Grade | | | Unit |
| | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{HSCLK} (Clock frequency) (LVDS, LVPECL, HyperTransport technology) f _{HSCLK} = f _{HSDR} / W | W = 1 to 30 for ≤717 Mbps W = 2 to 30 for > 717 Mbps | 10 | | 717 | 10 | | 717 | 10 | | 624 | MHz |
| f _{HSCLK_DPA} | | 74 | | 717 | 74 | | 717 | 74 | | 717 | MHz |

| Table 6–88. Enhanced PLL Specifications for -5 Speed Grades (Part 2 of 2) | | | | | | | | |
|---|--|-----|-----|--|--------------|--|--|--|
| Symbol | Parameter | Min | Тур | Max | Unit | | | |
| toutduty | Duty cycle for external clock output (when set to 50%) | 45 | | 55 | % | | | |
| t _{JITTER} | Period jitter for external clock output (5) | | | ±100 ps for >200 MHz outclk ±20 mUI for <200 MHz outclk | ps or mUI | | | |
| t _{CONFIG5,6} | Time required to reconfigure the scan chains for PLLs 5 and 6 | | | 289/f _{SCANCLK} | | | | |
| t _{CONFIG11,12} | Time required to reconfigure the scan chains for PLLs 11 and 12 | | | 193/f _{SCANCLK} | | | | |
| t _{SCANCLK} | scanclk frequency (4) | | | 22 | MHz | | | |
| t _{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) (6) | | | 100 | μs | | | |
| t _{LOCK} | Time required to lock from end of device configuration | 10 | | 400 | μs | | | |
| f _{VCO} | PLL internal VCO operating range | 300 | | 800 (7) | MHz | | | |
| t _{LSKEW} | Clock skew between two external clock outputs driven by the same counter | | ±50 | | ps | | | |
| t _{SKEW} | Clock skew between two external clock outputs driven by the different counters with the same settings | | ±75 | | ps | | | |
| f _{SS} | Spread spectrum modulation frequency | 30 | | 150 | kHz | | | |
| % spread | Percentage spread for spread spectrum frequency (9) | 0.4 | 0.5 | 0.6 | % | | | |
| t _{ARESET} | Minimum pulse width on areset signal | 10 | | | ns | | | |

| Table 6-89 | . Enhanced PLL Specifications for -6 Sp | (Part 1 of 2) | | | |
|------------------------|---|---------------|-----|----------|------|
| Symbol | Parameter | Min | Тур | Max | Unit |
| f _{IN} | Input clock frequency | 3 (1) | | 650 | MHz |
| f _{INDUTY} | Input clock duty cycle | 40 | | 60 | % |
| f _{EINDUTY} | External feedback clock input duty cycle | 40 | | 60 | % |
| t _{INJITTER} | Input clock period jitter | | | ±200 (2) | ps |
| t _{EINJITTER} | External feedback clock period jitter | | | ±200 (2) | ps |
| t _{FCOMP} | External feedback clock compensation time (3) | | | 6 | ns |

| Table 6–90. Enhanced PLL Specifications for -7 Speed Grade (Part 2 of 3) | | | | | | | | | |
|--|---|-----|-------------|--|--------------|--|--|--|--|
| Symbol | Parameter | Min | Min Typ Max | | Unit | | | | |
| t _{FCOMP} | External feedback clock compensation time (3) | | | 6 | ns | | | | |
| f _{OUT} | Output frequency for internal global or regional clock | 0.3 | | 420 | MHz | | | | |
| f _{OUT_EXT} | Output frequency for external clock (2) | 0.3 | | 434 | MHz | | | | |
| t _{OUTDUTY} | Duty cycle for external clock output (when set to 50%) | 45 | | 55 | % | | | | |
| t _{JITTER} | Period jitter for external clock output (5) | | | ±100 ps for >200 MHz outclk ±20 mUI for <200 MHz outclk | ps or mUI | | | | |
| t _{CONFIG5,6} | Time required to reconfigure the scan chains for PLLs 5 and 6 | | | 289/f _{SCANCLK} | | | | | |
| t _{CONFIG11,12} | Time required to reconfigure the scan chains for PLLs 11 and 12 | | | 193/f _{SCANCLK} | | | | | |
| t _{SCANCLK} | scanclk frequency (4) | | | 22 | MHz | | | | |
| t _{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) (6) (10) | (8) | | 100 | μs | | | | |
| t _{LOCK} | Time required to lock from end of device configuration (10) | 10 | | 400 | μs | | | | |
| f _{VCO} | PLL internal VCO operating range | 300 | | 600 (7) | MHz | | | | |