# E·XFL

# Altera - EP1SGX25DF672I6N Datasheet



Welcome to <u>E-XFL.COM</u>

## Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Product Status Ad	ctive
Number of LABs/CLBs -	
Number of Logic Elements/Cells -	
Total RAM Bits -	
Number of I/O 45	55
Number of Gates -	
Voltage - Supply 1.	.425V ~ 1.575V
Mounting Type Su	urface Mount
Operating Temperature -4	40°C ~ 100°C (TJ)
Package / Case 67	72-BBGA, FCBGA
Supplier Device Package 67	72-FBGA (27x27)
Purchase URL ht	ttps://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep1sgx25df672i6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The transmitter PLL can support up to 3.1875 Mbps. The input clock frequency for –5 and –6 speed grade devices is limited to 650 MHz if you use the REFCLKB pin or to 325 MHz if you use the other clock routing resources. For –7 speed grade devices, the maximum input clock frequency is 312.5 MHz with the REFCLKB pin, and the maximum is 156.25 MHz for all other clock routing resources. An optional PLL\_LOCKED port is available to indicate whether the transmitter PLL is locked to the reference clock. The transmitter PLL has a programmable loop bandwidth that can be set to low or high. The loop bandwidth parameter can be statically set in the Quartus II software.

Table 2–2 lists the adjustable parameters in the transmitter PLL.

Table 2–2. Transmitter PLL Specifications							
Parameter	Specifications						
Input reference frequency range	25 MHz to 650 MHz						
Data rate support	500 Mbps to 3.1875 Gbps						
Multiplication factor (W)	2, 4, 5, 8, 10, 16, or 20 <i>(1)</i>						
Bandwidth	Low, high						

#### Note to Table 2–2:

 Multiplication factors 2 and 5 can only be achieved with the use of the pre-divider on the REFCLKB pin.

## Transmitter Phase Compensation FIFO Buffer

The transmitter phase compensation FIFO buffer resides in the transceiver block at the PLD boundary. This FIFO buffer compensates for the phase differences between the transmitter reference clock (inclk) and the PLD interface clock (tx\_coreclk). The phase difference between the two clocks must be less than 360°. The PLD interface clock must also be frequency locked to the transmitter reference clock. The phase compensation FIFO buffer is four words deep and cannot be bypassed.

## Byte Serializer

The byte serializer takes double-width words (16 or 20 bits) from the PLD interface and converts them to a single width word (8 or 10 bits) for use in the transceiver. The transmit data path after the byte serializer is single width (8 or 10 bits). The byte serializer is bypassed when single width mode (8 or 10 bits) is used at the PLD interface.

## 8B/10B Encoder

The 8B/10B encoder translates 8-bit wide data + 1 control enable bit into a 10-bit encoded data. The encoded data has a maximum run length of 5. The 8B/10B encoder can be bypassed. Figure 2–4 diagrams the encoding process.

Figure 2–4. Encoding Process



## Transmit State Machine

The transmit state machine operates in either XAUI mode or in GIGE mode, depending on the protocol used.

## GIGE Mode

In GIGE mode, the transmit state machines convert all idle ordered sets (/K28.5/, /Dx.y/) to either /I1/ or /I2/ ordered sets. /I1/ consists of a negative-ending disparity /K28.5/ (denoted by /K28.5/-) followed by a neutral /D5.6/./I2/ consists of a positive-ending disparity /K28.5/ (denoted by /K28.5/+) and a negative-ending disparity /D16.2/ (denoted by /D16.2/-). The transmit state machines do not convert any of the ordered sets to match /C1/ or /C2/, which are the configuration ordered sets. (/C1/ and /C2/ are defined by (/K28.5/, /D21.5/) and (/K28.5/, /D2.2/), respectively.) Both the /I1/ and /I2/ ordered sets guarantee a negative-ending disparity after each ordered set. The GIGE transmit state machine can be statically disabled in the Quartus II software, even if using the GIGE protocol mode.

## XAUI Mode

The transmit state machine translates the XAUI XGMII code group to the XAUI PCS code group. Table 2–3 shows the code conversion.

Table 2–3.	Table 2–3. Code Conversion										
XGMII TXC	XGMII TXD	PCS Code-Group	Description								
0	00 through FF	Dxx.y	Normal data								
1	07	K28.0 or K28.3 or K28.5	Idle in    <b>I</b>								
1	07	K28.5	Idle in    <b>T</b>								
1	9C	K28.4	Sequence								
1	FB	K27.7	Start								
1	FD	K29.7	Terminate								
1	FE	K30.7	Error								
1	See IEEE 802.3 reserved code groups	See IEEE 802.3 reserved code groups	Reserved code groups								
1	Other value	K30.7	Invalid XGMII character								

The XAUI PCS idle code groups, /K28.0/ (/R/) and /K28.5/ (/K/), are automatically randomized based on a PRBS7 pattern with an  $x^7+x^6+1$  polynomial. The /K28.3/ (/A/) code group is automatically generated between 16 and 31 idle code groups. The idle randomization on the /A/, /K/, and /R/ code groups are done automatically by the transmit state machine.

# Serializer (Parallel-to-Serial Converter)

The serializer converts the parallel 8-bit or 10-bit data into a serial stream, transmitting the LSB first. The serialized stream is then fed to the transmit buffer. Figure 2–5 is a diagram of the serializer.

Table 2–5. Receiver PLL & CRU Adjustable Parameters (Part 2 of 2)							
Multiplication factor (W)	2, 4, 5, 8, 10, 16, or 20 (1)						
PPM detector	125, 250, 500, 1,000						
Bandwidth	Low, medium, high						
Run length detector	10-bit or 20-bit mode: 5 to 160 in steps of 5						
	8-bit or 16-bit mode: 4 to 128 in steps of 4						

Note to Table 2–5:

(1) Multiplication factors 2, 4, and 5 can only be achieved with the use of the predivider on the REFCLKB port or if the CRU is trained with the low speed clock from the transmitter PLL.

The CRU has a built-in switchover circuit to select whether the voltage-controlled oscillator of the PLL is trained by the reference clock or the data. The optional port rx\_freqlocked monitors when the CRU is in locked to data mode.

In the automatic mode, the following conditions must be met for the CRU to switch from locked to reference to locked to data mode:

- The CRU PLL is within the prescribed PPM frequency threshold setting (125 PPM, 250 PPM, 500 PPM, 1,000 PPM) of the CRU reference clock.
- The reference clock and CRU PLL output are phase matched (phases are within .08 UI).

The automatic switchover circuit can be overridden by using the optional ports rx\_lockedtorefclk and rx\_locktodata. Table 2–6 shows the possible combinations of these two signals.

Table 2–6. Possible Combinations of rx_lockedtorefclk & rx_locktodata									
rx_locktodata rx_lockedtorefclk VCO (lock to n									
0	0	Auto							
0	1	Reference CLK							
1	х	DATA							

If the rx\_lockedtorefclk and rx\_locktodata ports are not used, the default is auto mode.

# Loopback Modes

The Stratix GX transceiver has built-in loopback modes to aid in debug and testing. The loopback modes are set in the Stratix GX MegaWizard Plug-In Manager in the Quartus II software. Only one loopback mode can be set at any single instance of the transceiver block. The loopback mode applies to all used channels in a transceiver block.

The available loopback modes are:

- Serial loopback
- Parallel loopback
- Reverse serial loopback

# Serial Loopback

Serial loopback exercises all the transceiver logic except for the output buffer and input buffer. The loopback function is dynamically switchable through the rx\_slpbk port on a channel by channel basis. The  $V_{OD}$  of the output reduced. If you select 400 mV, the output is tri-stated when the serial loopback option is selected. Figure 2–21 shows the data path in serial loopback mode.





## Parallel Loopback

The parallel loopback mode exercises the digital logic portion of the transceiver data path. The analog portions are not use in the loopback path. The received data is not retimed. Figure 2–22 shows the data path in parallel loopback mode. This option is not dynamically switchable. Reception of an external signal is not possible in this mode.



Figure 2–22. Data Path in Parallel Loopback Mode

# Reverse Serial Loopback

The reverse serial loopback exercises the analog portion of the transceiver. This loopback mode is dynamically switchable through the tx\_srlpbk port on a channel by channel basis. Asserting rxanalogreset in reverse serial loopback mode powers down the receiver buffer and CRU, preventing data loopback. Figure 2–23 shows the data path in reverse serial loopback mode.



Figure 2–26. EP1SGX25F Device Inter-Transceiver & Global Clock Connections Note (1)

#### Notes to Figure 2–26:

- (1) IQ lines are inter-transceiver block lines.
- (2) If the /2 pre-divider is used, the path to drive the PLD logic array, local, or global clocks is not allowed.
- (3) There are four receiver PLLs in each transceiver block.

To manage the alignment procedure, a state machine should be built in the FPGA logic array to generate the realignment signal. The following guidelines outline the requirements for this state machine.

- The design must include an input synchronizing register to ensure that data is synchronized to the ×*W*/*J* clock.
- After the state machine, use another synchronizing register to capture the generated rx\_channel\_data\_align signal and synchronize it to the ×W/J clock.
- Because the skew in the path from the output of this synchronizing register to the PLL is undefined, the state machine must generate a pulse that is high for two W/J clock periods.
- To guarantee the state machine does not incorrectly generate multiple rx\_channel\_data\_align pulses to shift a single bit, the state machine must hold the rx\_channel\_data\_align signal low for at least three ×1 clock periods between pulses.

M4K RAM blocks, or DSP blocks from the left and right can also drive an LAB's local interconnect through the direct link connection. The direct link connection feature minimizes the use of row and column interconnects, providing higher performance and flexibility. Each LE can drive 30 other LEs through fast local and direct link interconnects. Figure 4–2 shows the direct link connection.



#### Figure 4–2. Direct Link Connection

# **LAB Control Signals**

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include two clocks, two clock enables, two asynchronous clears, synchronous clear, asynchronous preset/load, synchronous load, and add/subtract control signals. This gives a maximum of 10 control signals at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked. For example, any LE in a particular LAB using the labclk1 signal also uses labclkena1. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. De-asserting the clock enable signal turns off the LAB-wide clock.



Figure 4–28. DSP Blocks Arranged in Columns

Figure 4–35. 36 × 36 Multiply Mode



#### Notes to Figure 4–35:

- (1) These signals are not registered or registered once to match the pipeline.
- (2) These signals are not registered, registered once, or registered twice for latency to match the pipeline.

## Multiply-Accumulator Mode

In multiply-accumulator mode (see Figure 4–36), the DSP block drives multiplied results to the adder/subtractor/accumulator block configured as an accumulator. You can implement one or two multiply-accumulators up to 18 × 18 bits in one DSP block. The first and third multiplier subblocks are unused in this mode, since only one multiplier can feed one of two accumulators. The multiply-accumulator output can be up to 52 bits—a maximum of a 36-bit result with 16 bits of accumulation. The accum\_sload and overflow signals are only available in this mode. The addnsub signal can set the accumulator for decimation and the overflow signal indicates underflow condition.

Figure 4–36. Multiply-Accumulate Mode



#### Notes to Figure 4–36:

(1) These signals are not registered or registered once to match the data path pipeline.

(2) These signals are not registered, registered once, or registered twice for latency to match the data path pipeline.

## Two-Multipliers Adder Mode

The two-multipliers adder mode uses the adder/subtractor/accumulator block to add or subtract the outputs of the multiplier block, which is useful for applications such as FFT functions and complex FIR filters. A single DSP block can implement two sums or differences from two  $18 \times 18$ -bit multipliers each or four sums or differences from two  $9 \times 9$ -bit multipliers each.



Figure 4–46. EP1SGX25 & EP1SGX10 Device I/O Clock Groups

clocking, programmable bandwidth, phase and delay control, and dynamic PLL reconfiguration, the Stratix GX device's enhanced PLLs provide you with complete control of your clocks and system timing. The fast PLLs provide general purpose clocking with multiplication and phase shifting as well as high-speed outputs for high-speed differential I/O support. Enhanced and fast PLLs work together with the Stratix GX high-speed I/O and advanced clock architecture to provide significant improvements in system performance and bandwidth.

The Quartus II software enables the PLLs and their features without requiring any external devices. Table 4–17 shows which PLLs are available for each Stratix GX device and their type. Table 4–18 shows the enhanced PLL and fast PLL features in Stratix GX devices.

#### Table 4–17. Stratix GX Device PLL Availability

Device	Fast PLLs								Enhanced PLLs				
	1	2	3 (1)	<b>4</b> (1)	7	8	<b>9</b> (1)	10 (1)	<b>5</b> <i>(2)</i>	<b>6</b> (2)	<b>11</b> <i>(3)</i>	<b>12</b> <i>(3)</i>	
EP1SGX10	$\checkmark$	$\checkmark$							$\checkmark$	$\checkmark$			
EP1SGX25	$\checkmark$	$\checkmark$							$\checkmark$	~			
EP1SGX40	$\checkmark$	~			$\checkmark$	~			$\checkmark$	~	~	~	

#### Notes to Table 4–17:

- PLLs 3, 4, 9, and 10 are not available in Stratix GX devices. However, these PLLs are listed in Table 4–17 because the Stratix GX PLL numbering scheme is consistent with Stratix devices.
- (2) PLLs 5 and 6 each have eight single-ended outputs or four differential outputs.
- (3) PLLs 11 and 12 each have one single-ended output.

Table 4–18. Stratix GX Enhanced PLL & Fast PLL Features (Part 1 of 2) Notes (1)–(8)									
Feature	Enhanced PLL	Fast PLL							
Clock multiplication and division	$m/(n \times \text{post-scale counter})$ (1)	m/(post-scale counter) (2)							
Phase shift	Down to 156.25-ps increments (3), (4)	Down to 125-ps increments (3), (4)							
Delay shift	250-ps increments for ±3 ns								
Clock switchover	~								
PLL reconfiguration	~								
Programmable bandwidth	~								
Spread spectrum clocking	~								
Programmable duty cycle	~	$\checkmark$							
Number of internal clock outputs	6	3 (5)							

## Clock Multiplication & Division

Each Stratix GX device enhanced PLL provides clock synthesis for PLL output ports using  $m/(n \times \text{post-scale counter})$  scaling factors. The input clock is divided by a pre-scale divider, *n*, and is then multiplied by the *m* feedback factor. The control loop drives the VCO to match  $f_{IN} \times (m/n)$ . Each output port has a unique post-scale counter that divides down the high-frequency VCO. For multiple PLL outputs with different frequencies, the VCO is set to the least common multiple of the output frequencies that meets its frequency specifications. Then, the post-scale dividers scale down the output frequency for each output port. For example, if output frequencies required from one PLL are 33 and 66 MHz, set the VCO to 330 MHz (the least common multiple in the VCO's range). There is one pre-scale divider, *n*, and one multiply divider, *m*, per PLL, with a range of 1 to 512 on each. There are two post-scale dividers (*l*) for regional clock output ports, four counters (g) for global clock output ports, and up to four counters (e) for external clock outputs, all ranging from 1 to 512. The Quartus II software automatically chooses the appropriate scaling factors according to the input frequency, multiplication, and division values entered.

# Clock Switchover

To effectively develop high-reliability network systems, clocking schemes must support multiple clocks to provide redundancy. For this reason, Stratix GX device enhanced PLLs support a flexible clock switchover capability. Figure 4–52 shows a block diagram of the switchover circuit.The switchover circuit is configurable, so you can define how to implement it. Clock-sense circuitry automatically switches from the primary to secondary clock for PLL reference when the primary clock signal is not present. and before and during configuration. Together, the configuration and initialization processes are called command mode. Normal device operation is called user mode.

A built-in weak pull-up resistor pulls all user I/O pins to  $V_{\rm CCIO}$  before and during device configuration.

SRAM configuration elements allow Stratix GX devices to be reconfigured in-circuit by loading new configuration data into the device. With real-time reconfiguration, the device is forced into command mode with a device pin. The configuration process loads different configuration data, reinitializes the device, and resumes user-mode operation. You can perform in-field upgrades by distributing new configuration files either within the system or remotely.

# **Configuration Schemes**

You can load the configuration data for a Stratix GX device with one of five configuration schemes (see Table 5–1), chosen on the basis of the target application. You can use a configuration device, intelligent controller, or the JTAG port to configure a Stratix GX device. A configuration device can automatically configure a Stratix GX device at system power-up.

You can configure multiple Stratix GX devices in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 5–1. Data Sources for Configuration							
Configuration Scheme	Data Source						
Configuration device	Enhanced or EPC2 configuration device						
Passive serial (PS)	ByteBlasterMV™ or MasterBlaster™ download cable or serial data source						
Passive parallel asynchronous (PPA)	Parallel data source						
Fast passive parallel	Parallel data source						
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC file (.jam or .jbc)						

Table 6–7. Stratix GX Transceiver Block AC Specification (Part 3 of 7)											
Symbol / Description	Conditions	-5 Commercial Speed Grade (1)		-6 Commercial & Industrial Speed Grade (1)			-7 Commercial & Industrial Speed Grade (1)			Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Sinusoidal jitter	f = 42.5 kHz at 1.0625 Gbps			1.5			1.5			1.5	UI
	f = 637 kHz at 1.0625 Gbps			0.1			0.1			0.1	UI
Deterministic jitter	2.125 Gbps			0.33			0.33			0.33	UI
Total jitter	2.125 Gbps			0.62			0.62			0.62	UI
Sinusoidal jitter	f = 85 kHz at 2.125 Gbps			1.5			1.5			1.5	UI
	f = 1,274 kHz at 2.125 Gbps			0.1			0.1			0.1	UI
Serial Rapid	/O Receiver Jitter	Tolera	nce usi	ing 8B/10	B Enco	ded CJP	PAT No	ote (2)			
Deterministic jitter	1.25 Gbps			0.45			0.45			0.45	UI
Total jitter	1.25 Gbps			0.71			0.71			0.71	UI
Deterministic jitter	2.5 Gbps			0.41			0.41			0.41	UI
Total jitter	2.5 Gbps			0.65			0.65			0.65	UI
Deterministic jitter	3.125 Gbps			0.36			0.36			N/A	UI
Total jitter	3.125 Gbps			0.60			0.60			N/A	UI
SONET Recei	ver Jitter Tolerance	using	PRBS	<b>23</b> No	te (2)						
Sinusoidal jitter	f = 6 kHz at 2.48832 Gbps			1.5			1.5			1.5	UI
	f = 1 MHz at 2.48832 Gbps			0.15			0.15			0.15	UI
XAUI Receive	r Jitter Tolerance u	sing 8	B/10B	Encoded	CJPAT	Note	e (2)				
Deterministic jitter	3.125 Gbps			0.37			0.37			N/A	UI
Total jitter	3.125 Gbps			0.65			0.65			N/A	UI

Table 6–7. Stratix GX Transceiver Block AC Specification (Part 5 of 7)											
Symbol / Description	Conditions	-5 Commercial Speed Grade (1)		-6 Commercial & Industrial Speed Grade (1)			-7 Commercial & Industrial Speed Grade (1)			Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Fibre Channe	l Transmitter Jitter	using	8B/10B	Encoded	CRPAT	· No	ote (9)				
Deterministic jitter	1.0625 Gbps Pre-emphasis = 0			0.09			0.09			0.09	UI
Total jitter	V <sub>OD</sub> = 1,200 mV			0.17			0.17			0.17	UI
Deterministic jitter	2.125 Gbps Pre-emphasis= 1			0.16			0.16			0.16	UI
Total jitter	V <sub>OD</sub> = 1,200 mV			0.33			0.33			0.33	UI
Serial Rapid	/O Short Run Trans	mitter	Jitter	using 8B/	10B En	coded (	CRPAT	Note (	9)		
Deterministic jitter	1.25 Gbps Pre-emphasis = 1			0.09			0.09			0.09	UI
Total jitter	V <sub>OD</sub> = 1,600 mV			0.17			0.17			0.17	UI
Deterministic jitter	2.5 Gbps Pre-emphasis = 1			0.15			0.15			0.15	UI
Total jitter	V <sub>OD</sub> = 800 mV			0.32			0.32			0.32	UI
Deterministic jitter	3.125 Gbps Pre-emphasis = 1			0.15			0.15			N/A	UI
Total jitter	V <sub>OD</sub> = 800 mV			0.32			0.32			N/A	UI
Serial Rapid I	/O Long Run Trans	mitter	Jitter ı	ising 8B/1	OB End	oded C	RPAT	Note (S	9)		
Deterministic jitter	1.25 Gbps Pre-emphasis = 1			0.09			0.09			0.09	UI
Total jitter	$v_{OD} = 1,000 \text{ mV}$			0.17			0.17			0.17	UI
Deterministic jitter	2.5 Gbps Pre-emphasis = 2			0.18			0.18			0.18	UI
Total jitter	$v_{OD} = 1,400 \text{ mV}$			0.35			0.35			0.35	UI
Deterministic jitter	3.125  Gbps Pre-emphasis = 2			0.20			0.20			N/A	UI
Total jitter	v <sub>OD</sub> = 1,400 mv			0.37			0.37			N/A	UI
SONET Transr	nitter Jitter PRBS2	3 /	Vote (9,	)							
Total jitter	2.48832 Gbps Pre-emphasis = 1 $V_{OD}$ = 800 mV			0.20			0.20			0.20	UI

# **Preliminary & Final Timing**

Timing models can have either preliminary or final status. The Quartus<sup>®</sup> II software displays an informational message during the design compilation if the timing models are preliminary. Table 6–34 shows the status of the Stratix GX device timing models.

Preliminary status means the timing model is subject to change. Initially, timing numbers are created using simulation results, process data, and other known parameters. These tests are used to make the preliminary numbers as close to the actual timing parameters as possible.

Final timing numbers are based on actual device operation and testing. These numbers reflect the actual performance of the device under worst-case voltage and junction temperature conditions.

Table 6–34. Stratix GX Device Timing Model Status								
Device	Final							
EP1SGX10	—	$\checkmark$						
EP1SGX25	—	$\checkmark$						
EP1SGX40	—	$\checkmark$						

## Performance

Table 6–35 shows Stratix GX device performance for some common designs. All performance values were obtained with Quartus II software compilation of LPM, or MegaCore<sup>®</sup> functions for the FIR and FFT designs.

Table 6–35. Stratix GX Device Performance (Part 1 of 3) Notes (1), (2)										
Applications		F	Resources L	lsed	Performance					
		LEs	TriMatrix Memory Blocks	DSP Blocks	-5 Speed Grade	-6 Speed Grade	-7 Speed Grade	Units		
LE	16-to-1 multiplexer (1)	22	0	0	407.83	324.56	288.68	MHz		
	32-to-1 multiplexer (3)	46	0	0	318.26	255.29	242.89	MHz		
	16-bit counter	16	0	0	422.11	422.11	390.01	MHz		
	64-bit counter	64	0	0	321.85	290.52	261.23	MHz		

The scaling factors for output pin timing in Table 6–80 are shown in units of time per pF unit of capacitance (ps/pF). Add this delay to the combinational timing path for output or bidirectional pins in addition to the "I/O Adder" delays shown in Tables 6–72 through 6–77 and the "IOE Programmable Delays" in Tables 6–78 and 6–79.

Table 6–80. Output Delay Adder for Loading on LVTTL/LVCMOS Output Buffers						
LVTTL/LVCMOS Standards						
Conditions		Output Pin Adder Delay (ps/pF)				
Parameter	Value	3.3-V LVTTL	2.5-V LVTTL	1.8-V LVTTL	1.5-V LVTTL	LVCMOS
Drive Strength	24 mA	15	-	-	-	8
	16 mA	25	18	-	-	-
	12 mA	30	25	25	-	15
	8 mA	50	35	40	35	20
	4 mA	60	-	-	80	30
	2 mA	-	75	120	160	60
SSTL/HSTL Standards						
Conditions		Output Pin Adder Delay (ps/pF)				
		SSTL-3	SSTL-2	SSTL-1.8	1.5-V HSTL	1.8-V HSTL
Class I		25	25	25	25	25
Class II		25	20	25	20	20
GTL+/GTL/CTT/PCI Standards						
Conditions		Output Pin Adder Delay (ps/pF)				
Parameter	Value	GTL+	GTL	CTT	PCI	AGP
V <sub>CCIO</sub> voltage level	3.3 V	18	18	25	20	20
	2.5 V	15	18	-	-	-