E·XFL

Altera - EP1SGX25FF1020C7 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	2566
Number of Logic Elements/Cells	25660
Total RAM Bits	1944576
Number of I/O	607
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1020-BBGA, FCBGA
Supplier Device Package	1020-FBGA (33x33)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep1sgx25ff1020c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Pattern detector and word aligner supports programmable patterns
- 8B/10B encoder/decoder performs 8- to 10-bit encoding and 10to 8-bit decoding
- Rate matcher compliant with IEEE 802.3-2002 for GigE mode and with IEEE 802-3ae for XAUI mode
- Channel bonding compliant with IEEE 802.3ae (for XAUI mode only)
- Device can bypass some transceiver block features if necessary
- FPGA features are as follows:
 - 10,570 to 41,250 logic elements (LEs); see Table 1–1
 - Up to 3,423,744 RAM bits (427,968 bytes) available without reducing logic resources
 - TriMatrix[™] memory consisting of three RAM block sizes to implement true dual-port memory and first-in-out (FIFO) buffers
 - Up to 16 global clock networks with up to 22 regional clock networks per device region
 - High-speed DSP blocks provide dedicated implementation of multipliers (faster than 300 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters
 - Up to eight general usage phase-locked loops (four enhanced PLLs and four fast PLLs) per device provide spread spectrum, programmable bandwidth, clock switchover, real-time PLL reconfiguration, and advanced multiplication and phase shifting
 - Support for numerous single-ended and differential I/O standards
 - High-speed source-synchronous differential I/O support on up to 45 channels for 1-Gbps performance
 - Support for source-synchronous bus standards, including 10-Gigabit Ethernet XSBI, Parallel RapidIO, UTOPIA IV, Network Packet Streaming Interface (NPSI), HyperTransport™ technology, SPI-4 Phase 2 (POS-PHY Level 4), and SFI-4
 - Support for high-speed external memory, including zero bus turnaround (ZBT) SRAM, quad data rate (QDR and QDRII) SRAM, double data rate (DDR) SDRAM, DDR fast cycle RAM (FCRAM), and single data rate (SDR) SDRAM
 - Support for multiple intellectual property megafunctions from Altera[®] MegaCore[®] functions and Altera Megafunction Partners Program (AMPPSM) megafunctions
 - Support for remote configuration updates
 - Dynamic phase alignment on LVDS receiver channels

Each Stratix GX transceiver channel consists of a transmitter and receiver. The transmitter contains the following:

- Transmitter PLL
- Transmitter phase compensation FIFO buffer
- Byte serializer
- 8B/10B encoder
- Serializer (parallel to serial converter)
- Transmitter output buffer

The receiver contains the following:

- Input buffer
- Clock recovery unit (CRU)
- Deserializer
- Pattern detector and word aligner
- Rate matcher and channel aligner
- 8B/10B decoder
- Receiver logic array interface

You can set all the Stratix GX transceiver functions through the Quartus II software. You can set programmable pre-emphasis, programmable equalizer, and programmable V_{OD} dynamically as well. Each Stratix GX transceiver channel is also capable of BIST generation and verification in addition to various loopback modes. Figure 2–2 shows the block diagram for the Stratix GX transceiver channel.

Stratix GX transceivers provide physical coding sublayer (PCS) and physical media attachment (PMA) implementation for protocols such as 10-gigabit XAUI and GIGE. The PCS portion of the transceiver consists of the logic array interface, 8B/10B encoder/decoder, pattern detector, word aligner, rate matcher, channel aligner, and the BIST and pseudo-random binary sequence pattern generator/verifier. The PMA portion of the transceiver consists of the serializer/deserializer, the CRU, and the I/O buffers.

XAUI Mode

The transmit state machine translates the XAUI XGMII code group to the XAUI PCS code group. Table 2–3 shows the code conversion.

Table 2–3.	Table 2–3. Code Conversion											
XGMII TXC	XGMII TXD	PCS Code-Group	Description									
0	00 through FF	Dxx.y	Normal data									
1	07	K28.0 or K28.3 or K28.5	Idle in I									
1	07	K28.5	Idle in T									
1	9C	K28.4	Sequence									
1	FB	K27.7	Start									
1	FD	K29.7	Terminate									
1	FE	K30.7	Error									
1	See IEEE 802.3 reserved code groups	See IEEE 802.3 reserved code groups	Reserved code groups									
1	Other value	K30.7	Invalid XGMII character									

The XAUI PCS idle code groups, /K28.0/ (/R/) and /K28.5/ (/K/), are automatically randomized based on a PRBS7 pattern with an x^7+x^6+1 polynomial. The /K28.3/ (/A/) code group is automatically generated between 16 and 31 idle code groups. The idle randomization on the /A/, /K/, and /R/ code groups are done automatically by the transmit state machine.

Serializer (Parallel-to-Serial Converter)

The serializer converts the parallel 8-bit or 10-bit data into a serial stream, transmitting the LSB first. The serialized stream is then fed to the transmit buffer. Figure 2–5 is a diagram of the serializer.



Figure 2–31. EP1SGX40 Receiver PLL Recovered Clock to Fast Regional Clock Connection

Table 2–10 summarizes the possible clocking connections for the transceivers.

Table 2–10. Possible Clocking Connections for Transceivers (Part 1 of 2)											
	Destination										
Source	Transmitter PLL	Receiver PLL	GCLK	RCLK	FCLK	IQ Lines					
REFCLKB	\checkmark	\checkmark	🗸 (1)	\checkmark		✓ (1)					
Transmitter PLL		~	\checkmark	\checkmark	\checkmark						
Receiver PLL			\checkmark	\checkmark	\checkmark						
GCLK	\checkmark	~									
RCLK	\checkmark	~									
FCLK	\checkmark	\checkmark									

Table 4–1. Stratix GX Device Routing Scheme																	
								Des	stinat	ion							
Source	LUT Chain	Register Chain	Local Interconnect	Direct Link Interconnect	R4 Interconnect	R8 Interconnect	R24 Interconnect	C4 Interconnect	C8 Interconnect	C16 Interconnect	LE	M512 RAM Block	M4K RAM Block	M-RAM Block	DSP Blocks	Column IOE	Row IOE
LUT Chain											\checkmark						
Register Chain											\checkmark						
Local Interconnect											>	>	~	~	~	>	<
Direct Link Interconnect			~														
R4 Interconnect			\checkmark		\checkmark		\checkmark	\checkmark		<							
R8 Interconnect			>			\checkmark			\checkmark								
R24 Interconnect					~		~	~		~							
C4 Interconnect			\checkmark		\checkmark			~									
C8 Interconnect			~			\checkmark			\checkmark								
C16 Interconnect					~		~	~		~							
LE	>	>	>	<	>	~		<	<								
M512 RAM Block			~	~	~	~		~	~								
M4K RAM Block			\checkmark	~	\checkmark	~		~	<								
M-RAM Block								~	\checkmark								
DSP Blocks			\checkmark	\checkmark	\checkmark	\checkmark		\checkmark	<								
Column IOE				\checkmark				\checkmark	\checkmark	\checkmark							
Row IOE				\checkmark		\checkmark	\checkmark	\checkmark	\checkmark	\checkmark							

Table 4–1 shows the Stratix GX device's routing scheme.

TriMatrix Memory

TriMatrix memory consists of three types of RAM blocks: M512, M4K, and M-RAM blocks. Although these memory blocks are different, they can all implement various types of memory with or without parity, including true dual-port, simple dual-port, and single-port RAM, ROM, and FIFO buffers. Table 4–2 shows the size and features of the different RAM blocks.

Table 4–2. TriMatrix Memory Features (Part 1 of 2)										
Memory Feature	M512 RAM Block (32 × 18 Bits)	M4K RAM Block (128 × 36 Bits)	M-RAM Block (4K × 144 Bits)							
Maximum performance	(1)	(1)	(1)							
True dual-port memory		~	\checkmark							
Simple dual-port memory	~	~	~							
Single-port memory	~	~	~							
Shift register	~	~								
ROM	~	~	(2)							
FIFO buffer	~	~	~							
Byte enable		~	~							
Parity bits	~	~	~							
Mixed clock mode	~	~	~							
Memory initialization	~	~								
Simple dual-port memory mixed width support	~	~	\checkmark							
True dual-port memory mixed width support		~	\checkmark							
Power-up conditions	Outputs cleared	Outputs cleared	Outputs unknown							
Register clears	Input and output registers	Input and output registers	Output registers							
Mixed-port read- during-write	Unknown output/old data	Unknown output/old data	Unknown output							



Figure 4–18. M-RAM Block Control Signals

One of the M-RAM block's horizontal sides drive the address and control signal (clock, renwe, byt eena, etc.) inputs. Typically, the horizontal side closest to the device perimeter contains the interfaces. The one exception is when two M-RAM blocks are paired next to each other. In this case, the side of the M-RAM block opposite the common side of the two blocks contains the input interface. The top and bottom sides of any M-RAM block contain data input and output interfaces to the logic array. The top side has 72 data inputs and 72 data outputs for port B, and the bottom side has another 72 data inputs and 72 data outputs for port A. Figure 4–19 shows an example floorplan for the EP1SGX40 device and the location of the M-RAM interfaces.



Figure 4–26. Read/Write Clock Mode in Simple Dual-Port Mode Note (1)

Note to Figure 4–26:

(1) All registers shown except the rden register have asynchronous clear ports.

Single-Port Mode

The memory blocks also support single-port mode, used when simultaneous reads and writes are not required. See Figure 4–27. A single block in a memory block can support up to two single-port mode RAM blocks in the M4K RAM blocks if each RAM block is less than or equal to 2K bits in size. the capabilities for dynamic and mixed sign multiplications are handled differently. The following list provides the largest functions that can fit into a single DSP block.

- 36 × 36-bit unsigned by unsigned multiplication
- 36 × 36-bit signed by signed multiplication
- 35 × 36-bit unsigned by signed multiplication
- 36 × 35-bit signed by unsigned multiplication
- 36 × 35-bit signed by dynamic sign multiplication
- 35 × 36-bit dynamic sign by signed multiplication
- 35 × 36-bit unsigned by dynamic sign multiplication
- 36 × 35-bit dynamic sign by unsigned multiplication
- 35 × 35-bit dynamic sign multiplication when the sign controls for each operand are different
- 36 × 36-bit dynamic sign multiplication when the same sign control is used for both operands
- This list only shows functions that can fit into a single DSP block. Multiple DSP blocks can support larger multiplication functions.

Figure 4–28 shows one of the columns with surrounding LAB rows.



Figure 4–44. EP1SGX40 Device Fast Regional Clock Pin Connections to Fast Regional Clocks

Combined Resources

Within each region, there are 22 distinct dedicated clocking resources consisting of 16 global clock lines, 4 regional clock lines, and 2 fast regional clock lines. Multiplexers are used with these clocks to form 8-bit busses to drive LAB row clocks, column IOE clocks, or row IOE clocks. Another multiplexer at the LAB level selects two of the eight row clocks to feed the LE registers within the LAB. See Figure 4–45.

Enhanced PLLs

Stratix GX devices contain up to four enhanced PLLs with advanced clock management features. Figure 4–51 shows a diagram of the enhanced PLL.

Figure 4–51. Stratix GX Enhanced PLL



Notes to Figure 4–51:

- (1) External feedback is available in PLLs 5 and 6.
- (2) This external output is available from the *g*0 counter for PLLs 11 and 12.
- (3) These counters and external outputs are available in PLLs 5 and 6.

External Clock Outputs

Enhanced PLLs 5 and 6 each support up to eight single-ended clock outputs (or four differential pairs). See Figure 4–54.



Notes to Figure 4–54:

- (1) Each external clock output pin can be used as a general purpose output pin from the logic array. These pins are multiplexed with IOE outputs.
- (2) Two single-ended outputs are possible per output counter—either two outputs of the same frequency and phase or one shifted 180°.

Any of the four external output counters can drive the single-ended or differential clock outputs for PLLs 5 and 6. This means one counter or frequency can drive all output pins available from PLL 5 or PLL 6. Each

pin. The I/O standards supported by any particular bank determines what standards are possible for an external clock output driven by the fast PLL in that bank.

Table 4–20 shows the I/O standards supported by fast PLL input pins.

I/O StandardInputIVCLKPLLENABLELVTTL \checkmark LVCMOS \checkmark 2.5 V \checkmark 1.8 V \checkmark 1.5 V \checkmark 3.3-V PCI \checkmark 3.3-V PCI-X \checkmark LVPECL \checkmark 3.3-V PCML \checkmark LVDS \checkmark HyperTransport technology \checkmark Differential HSTL \checkmark Differential SSTL \checkmark 3.3-V GTL \checkmark SSTL-18 class I \checkmark SSTL-18 class I \checkmark SSTL-2 class I \checkmark SSTL-2 class I \checkmark SSTL-3 class I \checkmark STL-3 class I \checkmark AGP (1× and 2×) \checkmark CTT \checkmark	Table 4–20. Fast PLL Port Input Pin	1/0 Standards						
I/O StatuaruINCLKPLLENABLELVTTL✓✓LVCMOS✓✓2.5 V✓✓1.8 V✓✓1.8 V✓✓1.5 V✓✓3.3 V PCI✓✓3.3 V PCI-X✓✓LVPECL✓✓3.3 V PCML✓✓LVDS✓✓HyperTransport technology✓✓Differential HSTL✓✓Differential SSTL✓✓3.3 V GTL✓✓3.3 V GTL✓✓SSTL-18 class I✓✓SSTL-18 class I✓✓SSTL-2 class I✓✓SSTL-2 class I✓✓SSTL-2 class I✓✓SSTL-3 class I✓✓AGP (1× and 2×)✓✓CTT✓✓	1/0 Standard	Input						
LVTTL ✓ ✓ LVCMOS ✓ ✓ 2.5 V ✓ ✓ 1.8 V ✓ ✓ 1.8 V ✓ ✓ 1.5 V ✓ ✓ 3.3-V PCI ✓ ✓ 3.3-V PCI-X ✓ ✓ LVPECL ✓ ✓ 3.3-V PCML ✓ ✓ LVDS ✓ ✓ HyperTransport technology ✓ ✓ Differential HSTL ✓ ✓ Differential SSTL ✓ ✓ 3.3-V GTL ✓ ✓ 3.3-V GTL ✓ ✓ 1.5V HSTL class I ✓ ✓ 1.5V HSTL class I ✓ ✓ SSTL-18 class I ✓ ✓ SSTL-2 class I ✓ ✓ SSTL-2 class I ✓ ✓ SSTL-3 class I ✓ ✓ SSTL-3 class II ✓ ✓ AGP (1× and 2×) ✓ ✓ CTT ✓ ✓	i/O Stanuaru	INCLK	PLLENABLE					
LVCMOS ✓ ✓ 2.5 V ✓ ✓ 1.8 V ✓ ✓ 1.5 V ✓ ✓ 3.3-V PCI ✓ ✓ 3.3-V PCI-X ✓ ✓ LVPECL ✓ ✓ 3.3-V PCML ✓ ✓ LVDS ✓ ✓ HyperTransport technology ✓ ✓ Differential HSTL ✓ ✓ Differential SSTL ✓ ✓ 3.3-V GTL ✓ ✓ 3.3-V GTL+ ✓ ✓ 1.5V HSTL class I ✓ ✓ SSTL-18 class I ✓ ✓ SSTL-2 class I ✓ ✓ SSTL-2 class I ✓ ✓ SSTL-3 class I ✓ ✓ SSTL-3 class I ✓ ✓ SSTL-3 class I ✓ ✓ AGP (1× and 2×) ✓ ✓ CTT ✓ ✓	LVTTL	\checkmark	\checkmark					
2.5 V ✓ 1.8 V ✓ 1.5 V ✓ 3.3-V PCI ✓ 3.3-V PCI-X ✓ LVPECL ✓ 3.3-V PCML ✓ LVDS ✓ HyperTransport technology ✓ Differential HSTL ✓ Differential SSTL ✓ 3.3-V GTL ✓ 3.3-V GTL+ ✓ 1.5V HSTL class I ✓ 1.5V HSTL class I ✓ SSTL-18 class I ✓ SSTL-2 class I ✓ SSTL-2 class I ✓ SSTL-3 class I ✓ AGP (1× and 2×) ✓ CTT ✓	LVCMOS	~	~					
1.8 V ✓ 1.5 V ✓ 3.3-V PCI ✓ 3.3-V PCI-X ✓ LVPECL ✓ 3.3-V PCML ✓ LVDS ✓ HyperTransport technology ✓ Differential HSTL ✓ Differential SSTL ✓ 3.3-V GTL ✓ 3.3-V GTL ✓ 1.5V HSTL class I ✓ 1.5V HSTL class I ✓ SSTL-18 class I ✓ SSTL-18 class I ✓ SSTL-2 class I ✓ SSTL-2 class I ✓ SSTL-3 class I ✓ AGP (1× and 2×) ✓ CTT ✓	2.5 V	~						
1.5 V ✓ 3.3-V PCI ✓ 3.3-V PCI-X ✓ LVPECL ✓ 3.3-V PCML ✓ LVDS ✓ HyperTransport technology ✓ Differential HSTL ✓ Differential SSTL ✓ 3.3-V GTL ✓ 1.5V HSTL class I ✓ 1.5V HSTL class I ✓ SSTL-18 class I ✓ SSTL-2 class I ✓ SSTL-2 class I ✓ SSTL-3 class I ✓ SSTL-3 class I ✓ SSTL-3 class I ✓ STL-3 class I ✓ STL-3 class I ✓ AGP (1× and 2×) ✓ CTT ✓	1.8 V	~						
3.3-V PCI	1.5 V	~						
3.3-V PCI-X✓LVPECL✓3.3-V PCML✓LVDS✓HyperTransport technology✓Differential HSTL✓Differential SSTL✓3.3-V GTL✓3.3-V GTL✓1.5V HSTL class I✓1.5V HSTL class I✓SSTL-18 class I✓SSTL-2 class I✓SSTL-2 class I✓SSTL-3 class I✓AGP (1× and 2×)✓CTT✓	3.3-V PCI							
LVPECL \checkmark 3.3-V PCML \checkmark LVDS \checkmark HyperTransport technology \checkmark Differential HSTL \checkmark Differential SSTL \checkmark 3.3-V GTL \checkmark 3.3-V GTL+ \checkmark 1.5V HSTL class I \checkmark SSTL-18 class I \checkmark SSTL-18 class I \checkmark SSTL-2 class I \checkmark SSTL-3 class I \checkmark SSTL-3 class I \checkmark AGP (1× and 2×) \checkmark	3.3-V PCI-X							
3.3-V PCML✓LVDS✓HyperTransport technology✓Differential HSTL✓Differential SSTL✓3.3-V GTL✓3.3-V GTL+✓1.5V HSTL class I✓SSTL-18 class II✓SSTL-18 class II✓SSTL-2 class I✓SSTL-2 class I✓SSTL-3 class I✓SSTL-3 class II✓STL-3 class II✓CTT✓	LVPECL	~						
LVDS ✓ HyperTransport technology ✓ Differential HSTL ✓ Differential SSTL ✓ 3.3-V GTL ✓ 3.3-V GTL+ ✓ 1.5V HSTL class I ✓ SSTL-18 class I ✓ SSTL-2 class I ✓ SSTL-2 class I ✓ SSTL-3 class I ✓ SSTL-3 class I ✓ STL-3 class II ✓ STL-3 class II ✓ CTT ✓	3.3-V PCML	~						
HyperTransport technology✓Differential HSTL✓Differential SSTL✓3.3-V GTL✓3.3-V GTL+✓1.5V HSTL class I✓1.5V HSTL class II✓SSTL-18 class I✓SSTL-2 class I✓SSTL-2 class I✓SSTL-3 class I✓SSTL-3 class II✓AGP (1× and 2×)✓CTT✓	LVDS	~						
Differential HSTL \checkmark Differential SSTL \bigcirc 3.3-V GTL \checkmark 3.3-V GTL+ \checkmark 1.5V HSTL class I \checkmark 1.5V HSTL class II \checkmark SSTL-18 class I \checkmark SSTL-18 class II \checkmark SSTL-2 class I \checkmark SSTL-2 class I \checkmark SSTL-3 class I \checkmark SSTL-3 class I \checkmark SSTL-3 class I \checkmark STL-3 class I \checkmark STL-3 class I \checkmark STL-3 class I \checkmark STL-3 class I \checkmark CTT \checkmark	HyperTransport technology	~						
Differential SSTL \checkmark 3.3-V GTL \checkmark 3.3-V GTL+ \checkmark 1.5V HSTL class I \checkmark 1.5V HSTL class II \checkmark SSTL-18 class I \checkmark SSTL-18 class II \checkmark SSTL-2 class I \checkmark SSTL-2 class I \checkmark SSTL-3 class I \checkmark SSTL-3 class II \checkmark STL-3 class II \checkmark STL-3 class I \checkmark STL-3 class I \checkmark STL-3 class II \checkmark CTT \checkmark	Differential HSTL	~						
$3.3-V GTL$ \checkmark $3.3-V GTL+$ \checkmark $1.5V HSTL class I$ \checkmark $1.5V HSTL class II$ \checkmark SSTL-18 class I \checkmark SSTL-18 class II \checkmark SSTL-2 class I \checkmark SSTL-2 class I \checkmark SSTL-3 class I \checkmark SSTL-3 class II \checkmark SSTL-3 class II \checkmark CTT \checkmark	Differential SSTL							
3.3-V GTL+ \checkmark 1.5V HSTL class I \checkmark 1.5V HSTL class II \checkmark SSTL-18 class I \checkmark SSTL-18 class II \checkmark SSTL-2 class II \checkmark SSTL-2 class I \checkmark SSTL-3 class I \checkmark SSTL-3 class II \checkmark SSTL-3 class II \checkmark CTT \checkmark	3.3-V GTL	~						
1.5V HSTL class I \checkmark 1.5V HSTL class II \checkmark SSTL-18 class I \checkmark SSTL-18 class II \checkmark SSTL-2 class I \checkmark SSTL-2 class I \checkmark SSTL-3 class I \checkmark SSTL-3 class I \checkmark SSTL-3 class II \checkmark STL-3 class II \checkmark CTT \checkmark	3.3-V GTL+	~						
1.5V HSTL class II \checkmark SSTL-18 class I \checkmark SSTL-18 class II \checkmark SSTL-2 class I \checkmark SSTL-2 class I \checkmark SSTL-3 class II \checkmark SSTL-3 class II \checkmark SSTL-3 class II \checkmark CTT \checkmark	1.5V HSTL class I	~						
SSTL-18 class I ✓ SSTL-18 class II ✓ SSTL-2 class I ✓ SSTL-2 class II ✓ SSTL-3 class I ✓ SSTL-3 class I ✓ SSTL-3 class II ✓ CTT ✓	1.5V HSTL class II	~						
SSTL-18 class II ✓ SSTL-2 class I ✓ SSTL-2 class II ✓ SSTL-3 class I ✓ SSTL-3 class II ✓ AGP (1× and 2×) ✓ CTT ✓	SSTL-18 class I	~						
SSTL-2 class I ✓ SSTL-2 class II ✓ SSTL-3 class I ✓ SSTL-3 class II ✓ AGP (1× and 2×) ✓ CTT ✓	SSTL-18 class II	~						
SSTL-2 class II ✓ SSTL-3 class I ✓ SSTL-3 class II ✓ AGP (1× and 2×) ✓ CTT ✓	SSTL-2 class I	~						
SSTL-3 class I ✓ SSTL-3 class II ✓ AGP (1× and 2×) ✓ CTT ✓	SSTL-2 class II	~						
SSTL-3 class II ✓ AGP (1× and 2×) ✓ CTT ✓	SSTL-3 class I	~						
AGP (1× and 2×) ✓ CTT ✓	SSTL-3 class II	~						
CTT 🗸	AGP (1 \times and 2 \times)	~						
	CTT	✓						

Phase Shifting

Stratix GX device fast PLLs have advanced clock shift capability that enables programmable phase shifts. You can enter a phase shift (in degrees or time units) for each PLL clock output port or for all outputs together in one shift. You can perform phase shifting in time units with a resolution range of 150 to 400 ps. This resolution is a function of the VCO period.

Control Signals

The fast PLL has the same lock output, pllenable input, and areset input control signals as the enhanced PLL.

For more information on high-speed differential I/O support, see the *High-Speed Source-Synchronous Differential I/O Interfaces in Stratix GX Devices* chapter of the *Stratix GX Device Handbook, Volume 2.*

I/O Structure

IOEs provide many features, including:

- Dedicated differential and single-ended I/O buffers
- 3.3-V, 64-bit, 66-MHz PCI compliance
- 3.3-V, 64-bit, 133-MHz PCI-X 1.0 compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Differential on-chip termination for LVDS I/O standard
- Programmable pull-up during configuration
- Output drive strength control
- Slew-rate control
- Tri-state buffers
- Bus-hold circuitry
- Programmable pull-up resistors
- Programmable input and output delays
- Open-drain outputs
- DQ and DQS I/O pins
- Double-data rate (DDR) Registers

The IOE in Stratix GX devices contains a bidirectional I/O buffer, six registers, and a latch for a complete embedded bidirectional single data rate or DDR transfer. Figure 4–58 shows the Stratix GX IOE structure. The IOE contains two input registers (plus a latch), two output registers, and two output enable registers. The design can use both input registers and the latch to capture DDR input and both output registers to drive DDR outputs. Additionally, the design can use the output enable (OE) register for fast clock-to-output enable timing. The negative edge-clocked OE register is used for DDR SDRAM interfacing. The Quartus II software automatically duplicates a single OE register that controls multiple output or bidirectional pins.



Figure 4–60. Column I/O Block Connection to the Interconnect

Notes to Figure 4–60:

- The 16 control signals are composed of four output enables io_boe[3..0], four clock enables io_bce[3..0], four clocks io_bclk[3..0], and four clear signals io_bclr[3..0].
- (2) The 42 data and control signals consist of 12 data out lines; six lines each for DDR applications io_dataouta[5..0] and io_dataoutb[5..0], six output enables io_coe[5..0], six input clock enables io_cce_in[5..0], six output clock enables io_cce_out[5..0], six clocks io_cclk[5..0], and six clear signals io_cclr[5..0].

Table 6–7. S	Table 6–7. Stratix GX Transceiver Block AC Specification (Part 4 of 7)										
Symbol / Description	Conditions	-5 Sp	-5 Commercial Speed Grade (1)			-6 Commercial & Industrial Speed Grade (1)			-7 Commercial & Industrial Speed Grade (1)		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Sinusoidal jitter	f = 22.1 kHz at 3.125 Gbps			8.5			8.5			N/A	
	f = 1.875 MHz at 3.125 Gbps			0.1			0.1			N/A	
	f = 20 MHz at 3.125 Gbps			0.1			0.1			N/A	
BER (12)				10 ⁻¹²			10 ⁻¹²			10 ⁻¹²	
Receive	Single width	7		32	7		32	7		32	(3)
ialency (4)	Double width	5		19	5		19	5		19	(3)
Channel to channel bit skew tolerance (5), (6)	XAUI mode / inter-quadrant only			40			40			N/A	UI <i>(7)</i>
Run-length	(8)			80			80			80	UI
Receive return loss (differential)	100 MHz to 2.5 Ghz			-10			-10			-10	dB
Receive return loss (common mode)	100 MHz to 2.5 Ghz			-6			-6			-6	dB
Transmitter											
Serial data rate	Commercial / industrial	500		3,187.5	500		3,187.5	500		2,500	Mbps
Parallel transceiver/ core interface speed		20		398.4	20		375	20		312.5	MHz
8B/10B Custo	m Transmitter Jitte	r usin	g Enco	led CRPA	T N	ote (9)					
Deterministic jitter	500 Mbps Pre-emphasis = 1			0.11			0.11			0.11	UI
Total jitter	v _{OD} = 1,400 mV			0.18			0.18			0.18	UI

Table 6–23. SSTL-2 Class I Specifications (Part 2 of 2)											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units					
V _{OH}	High-level output voltage	I _{OH} = -8.1 mA (1)	V _{TT} + 0.57			V					
V _{OL}	Low-level output voltage	I _{OL} = 8.1 mA (1)			$V_{TT} - 0.57$	V					

Table 6–24.	Table 6–24. SSTL-2 Class II Specifications											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units						
V _{CCIO}	Output supply voltage		2.3	2.5	2.7	V						
V _{TT}	Termination voltage		$V_{\text{REF}} - 0.04$	V_{REF}	$V_{REF} + 0.04$	V						
V_{REF}	Reference voltage		1.15	1.25	1.35	V						
V _{IH}	High-level input voltage		$V_{REF} + 0.18$		$V_{CCIO} + 0.3$	V						
V _{IL}	Low-level input voltage		-0.3		$V_{\text{REF}} - 0.18$	V						
V _{OH}	High-level output voltage	I _{OH} = -16.4 mA (1)	V _{TT} + 0.76			V						
V _{OL}	Low-level output voltage	I _{OL} = 16.4 mA (1)			V _{TT} – 0.76	V						

Table 6–25. SSTL-3 Class I Specifications											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units					
V _{CCIO}	Output supply voltage		3.0	3.3	3.6	V					
V _{TT}	Termination voltage		$V_{\text{REF}} - 0.05$	V _{REF}	$V_{REF} + 0.05$	V					
V _{REF}	Reference voltage		1.3	1.5	1.7	V					
V _{IH}	High-level input voltage		$V_{REF} + 0.2$		$V_{CCIO} + 0.3$	V					
V _{IL}	Low-level input voltage		-0.3		$V_{\text{REF}} - 0.2$	V					
V _{OH}	High-level output voltage	I _{OH} = -8 mA (1)	V _{TT} + 0.6			V					
V _{OL}	Low-level output voltage	I _{OL} = 8 mA (1)			$V_{TT} - 0.6$	V					

Table 6–26.	Table 6–26. SSTL-3 Class II Specifications (Part 1 of 2)											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units						
V _{CCIO}	Output supply voltage		3.0	3.3	3.6	V						
V _{TT}	Termination voltage		$V_{\text{REF}} - 0.05$	V _{REF}	$V_{REF} + 0.05$	V						
V _{REF}	Reference voltage		1.3	1.5	1.7	V						
V _{IH}	High-level input voltage		$V_{REF} + 0.2$		$V_{CCIO} + 0.3$	V						

Table 6–35	. Stratix GX Device Performance	(Part	3 of 3)	Notes (1), (2)			
		F	Resources L	lsed		Perfor	mance	
	Applications			DSP Blocks	-5 Speed Grade	-6 Speed Grade	-7 Speed Grade	Units
TriMatrix memory	True dual-port RAM 16K × 36 bit	0	1	0	269.83	237.69	206.82	MHz
M-RAM block	Single port RAM 32K × 18 bit	0	1	0	275.86	244.55	212.76	MHz
	Simple dual-port RAM 32K × 18 bit	0	1	0	275.86	244.55	212.76	MHz
	True dual-port RAM 32K × 18 bit	0	1	0	275.86	244.55	212.76	MHz
	Single port RAM 64K × 9 bit	0	1	0	287.85	253.29	220.36	MHz
	Simple dual-port RAM 64K × 9 bit	0	1	0	287.85	253.29	220.36	MHz
	True dual-port RAM 64K × 9 bit	0	1	0	287.85	253.29	220.36	MHz
DSP block	9×9 -bit multiplier (3)	0	0	1	335.0	293.94	255.68	MHz
	18 × 18-bit multiplier (4)	0	0	1	278.78	237.41	206.52	MHz
	36 × 36-bit multiplier (4)	0	0	1	148.25	134.71	117.16	MHz
	36 × 36-bit multiplier (5)	0	0	1	278.78	237.41	206.52	MHz
	18-bit, 4-tap FIR filter	0	0	1	278.78	237.41	206.52	MHz
Larger	8-bit, 16-tap parallel FIR filter	58	0	4	141.26	133.49	114.88	MHz
Designs	8-bit, 1,024-point FFT function	870	5	1	261.09	235.51	205.21	MHz

Notes to Table 6-35:

(1) These design performance numbers were obtained using the Quartus II software.

(2) Numbers not listed will be included in a future version of the data sheet.

(3) This application uses registered inputs and outputs.

(4) This application uses registered multiplier input and output stages within the DSP block.

(5) This application uses registered multiplier input, pipeline, and output stages within the DSP block.

Table 6–43. Stratix GX Reset & PLL Lock Time Parameter Descriptions (Part 2 of 2)							
Symbol	Parameter						
t _{rx_freqlock}	The time until the clock recovery unit (CRU) switches to data mode from lock to reference mode.						
t _{RX_FREQLOCK2PHASELOCK}	The time until CRU phase locks to data after switching from lock to data mode.						

Figure 6-4 shows the TriMatrix memory waveforms for the M512, M4K, and M-RAM timing parameters shown in Tables 6-39 through 6-41.





Table 6–77. Stratix GX I/O Standard Output Delay Adders for Slow Slew Rate on Row Pins										
I/O Standard		-5 Speed Grade		-6 Speed Grade		-7 Speed Grade				
		Min	Max	Min	Max	Min	Max	Unit		
LVCMOS	2 mA		1,930		2,031		2,335	ps		
	4 mA		1,930		2,031		2,335	ps		
	8 mA		1,710		1,800		2,069	ps		
	12 mA		1,490		1,569		1,803	ps		
3.3-V LVTTL	4 mA		1,953		2,055		2,363	ps		
	8 mA		1,733		1,824		2,097	ps		
	12 mA		1,513		1,593		1,831	ps		
	16 mA		1,453		1,530		1,759	ps		
2.5-V LVTTL	2 mA		2,632		2,769		3,183	ps		
	8 mA		2,052		2,160		2,483	ps		
	12 mA		1,942		2,044		2,350	ps		
	16 mA		1,902		2,002		2,301	ps		
1.8-V LVTTL	2 mA		4,537		4,773		5,489	ps		
	8 mA		3,447		3,628		4,172	ps		
	12 mA		3,377		3,555		4,088	ps		
1.5-V LVTTL	2 mA		6,575		6,917		7,954	ps		
	4 mA		5,995		6,308		7,253	ps		
	8 mA		5,525		5,815		6,686	ps		
CTT			1,410		1,485		1,707	ps		
SSTL-3 class I			1,450		1,527		1,755	ps		
SSTL-3 class II			1,310		1,380		1,586	ps		
SSTL-2 class I			1,797		1,892		2,175	ps		
SSTL-2 class II			1,717		1,808		2,079	ps		
LVDS (1)			1,340		1,411		1,622	ps		
LVPECL (1)			1,400		1,474		1,694	ps		
3.3-V PCML (1)			1,300		1,369		1,573	ps		
HyperTransport technology (1)			1,430		1,506		1,731	ps		

Note to Tables 6–72 through 6–77:(1) These parameters are only available on the left side row I/O pins.