



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	4KB (1.375K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f04ka201-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.2 Power Supply Pins

### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1  $\mu$ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu$ F in parallel with 0.001  $\mu$ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

#### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.


## 2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{\text{MCLR}}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the  $\overline{\text{MCLR}}$  pin should be placed within 0.25 inch (6 mm) of the pin.

#### FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

### 2.4 Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)

Note:	This	section	applies	only	to	PIC24F					
	devices with an on-chip voltage regulator										

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:


- For ENVREG, tie to VDD to enable the regulator or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator

When the regulator is enabled, a low-ESR (<5 $\Omega$ ) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10  $\mu$ F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata GRM21BF50J106ZE01 (10  $\mu$ F, 6.3V) or equivalent. Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 26.0 "Electrical Characteristics"** for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 26.0 "Electrical Characteristics"** for information on VDD and VDDCORE.





# 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 $\Omega$ .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to the MPLAB<sup>®</sup> ICD 2, MPLAB ICD 3 or REAL ICE<sup>™</sup> emulator.

For more information on the ICD 2, ICD 3 and REAL ICE emulator connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB<sup>®</sup> ICD 2 In-Circuit Debugger User's Guide" (DS51331)
- *"Using MPLAB<sup>®</sup> ICD 2"* (poster) (DS51265)
- "MPLAB<sup>®</sup> ICD 2 Design Advisory" (DS51566)
- *"Using MPLAB<sup>®</sup> ICD 3"* (poster) (DS51765)
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" (DS51764)
- "MPLAB<sup>®</sup> REAL ICE™ In-Circuit Emulator User's Guide" (DS51616)
- "Using MPLAB<sup>®</sup> REAL ICE<sup>™</sup> In-Circuit Emulator" (poster) (DS51749)

# 4.0 MEMORY ORGANIZATION

As with Harvard architecture devices, the PIC24F microcontrollers feature separate program and data memory space and busing. This architecture also allows the direct access of program memory from the data space during code execution.

## 4.1 **Program Address Space**

The program address memory space of the PIC24F devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from a table operation or data space remapping, as described in **Section 4.3 "Interfacing Program and Data Memory Spaces"**.

The user access to the program memory space is restricted to the lower half of the address range (00000h to 7FFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the PIC24F04KA201 family of devices is displayed in Figure 4-1.




	TABLE 4-6:	TIMER REGISTER MAP
--	------------	--------------------

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Timer1 Per	iod Registe	r							FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_	0000
TMR2	0106		Timer2 Register													0000		
TMR3HLD	0108		Timer3 Holding Register (for 32-bit timer operations only)													0000		
TMR3	010A								Timer3	Register								0000
PR2	010C								Timer2 Per	iod Registe	r							FFFF
PR3	010E								Timer3 Per	iod Registe	r							FFFF
T2CON	0110	TON	N - TSIDL TGATE TCKPS1 TCKPS0 T32 - TCS - 00												0000			
T3CON	0112	TON		TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS		0000
Logondi		malamante	d rood oo	'0' Booot y	aluaa ara al	anum in hau	adaaimal	-	•	•	•	•	•					

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-7: INPUT CAPTURE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140	0140 Input Capture 1 Register														FFFF		
IC1CON	0142	_	_	ICSIDL		—	—	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-8: OUTPUT COMPARE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180	0180 Output Compare 1 Secondary Register														FFFF		
OC1R	0182		Output Compare 1 Register														FFFF	
OC1CON	0184			OCSIDL		_	—	_		_	-	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-12: PORTA REGISTER MAP

				• • = • • •														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5 <sup>(1)</sup>	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	_	—	_	_	_			—	-	TRISA6	-	TRISA4	TRISA3 <sup>(2,3)</sup>	TRISA2(2)	TRISA1	TRISA0	00DF
PORTA	02C2	—	—	_	_	_	_	-	_	_	RA6	RA5	RA4	RA3 <sup>(2,3)</sup>	RA2 <sup>(2)</sup>	RA1	RA0	xxxx
LATA	02C4	—	—	_	_	_	_	_	_	-	LATA6	_	LATA4	LATA3 <sup>(2,3)</sup>	LATA2 <sup>(2)</sup>	LATA1	LATA0	xxxx
ODCA	02C6	_	_	_	_	_			—		ODA6		ODA4	ODA3 <sup>(2,3)</sup>	ODA2 <sup>(2)</sup>	ODA1	ODA0	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note Bit available only when MCLRE = 0. 1:

Bits are available only when the primary oscillator is disabled (POSCMD1:POSCMD0 = 00); otherwise read as '0'. Bits are available only when the primary oscillator is disabled or EC mode is selected (POSCMD1:POSCMD0 = 00 or 11) and CLKO is disabled (OSCIOFNC = 0); otherwise read as '0'. 2: 3:

#### TABLE 4-13: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13(1)	TRISB12(1)	_		TRISB9	TRISB8	TRISB7	_		TRISB4		TRISB2(1)	TRISB1 <sup>(1)</sup>	TRISB0(1)	FFFF
PORTB	02CA	RB15	RB14	RB13 <sup>(1)</sup>	RB12 <sup>(1)</sup>		_	RB9	RB8	RB7	_	_	RB4	_	RB2 <sup>(1)</sup>	RB1 <sup>(1)</sup>	RB0 <sup>(1)</sup>	xxxx
LATB	02CC	LATB15	LATB14	LATB13 <sup>(1)</sup>	LATB12 <sup>(1)</sup>		_	LATB9	LATB8	LATB7	_	_	LATB4	_	LATB2 <sup>(1)</sup>	LATB1 <sup>(1)</sup>	LATB0 <sup>(1)</sup>	xxxx
ODCB	02CE	ODB15	ODB14	ODB13 <sup>(1)</sup>	ODB12 <sup>(1)</sup>		_	ODB9	ODB8	ODB7	_	_	ODB4	_	ODB2 <sup>(1)</sup>	ODB1 <sup>(1)</sup>	ODB <sup>(1)</sup> 0	0000


Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are not implemented on 14-pin devices.

### TABLE 4-14: PAD CONFIGURATION REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC				_						_		SMBUSDEL	OC1TRIS	_	_		0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.



#### 4.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into an 8K word page (in PIC24F08KA1XX devices) and a 16K word page (in PIC24F16KA1XX devices) of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the MSb of the data space EA is '1', and PSV is enabled by setting the PSV bit in the CPU Control (CORCON<2>) register. The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits.

By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads from this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

### 7.3 Interrupt Control and Status Registers

The PIC24F04KA201 family of devices implements a total of 23 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0, IFS1, IFS3 and IFS4
- · IEC0, IEC1, IEC3 and IEC4
- IPC0 through IPC5, IPC7 and IPC15 through IPC19
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the AIV table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals, or external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence listed in Table 7-2. For example, the INT0 (External Interrupt 0) is depicted as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that the trap events cannot be masked by the user's software.

All interrupt registers are described in Register 7-1 through Register 7-18, in the following sections.

### REGISTER 7-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
_	—	—	—	—	—	—	DC <sup>(1)</sup>
bit 15							bit 8

R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 <sup>(2,3)</sup>	IPL1 <sup>(2,3)</sup>	IPL0 <sup>(2,3)</sup>	RA <sup>(1)</sup>	N <sup>(1)</sup>	0V <sup>(1)</sup>	Z <sup>(1)</sup>	C <sup>(1)</sup>
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-9 Unimplemented: Read as '0'

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(2,3)</sup>

111 = CPU interrupt priority level is 7 (15); user interrupts disabled

- 110 = CPU interrupt priority level is 6 (14)
- 101 = CPU interrupt priority level is 5 (13)
- 100 = CPU interrupt priority level is 4 (12)
- 011 = CPU interrupt priority level is 3 (11)
- 010 = CPU interrupt priority level is 2 (10)
- 001 = CPU interrupt priority level is 1 (9) 000 = CPU interrupt priority level is 0 (8)
- Note 1: See Register 3-1 for the description of these bits, which are not dedicated to interrupt control functions.
   2: The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 = 1.
  - **3:** The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

Note: Bit 8 and bits 4 through 0 are described in Section 3.0 "CPU".

## 8.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The primary oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMDx Configuration bits. While an application can switch to and from primary oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

### 8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 23.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and FSCM function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

#### 8.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>), to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits value is transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM with LPRC as a clock source is enabled) or SOSC (if SOSCEN remains enabled).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.


2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL		_	_					
bit 15							bi			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
	TGATE	TCKPS1	TCKPS0	T32 <sup>(1)</sup>		TCS				
pit 7							bi			
egend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'				
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own			
bit 15	TON: Timer2	2 On hit								
nt 15	When T2CO									
		2-bit Timer2/3								
	0 = Stops 32	2-bit Timer2/3								
	When T2CON<3> = $0$ :									
	1 = Starts 1 0 = Stops 1									
pit 14	•	nted: Read as '	o'							
bit 13	-									
	<b>TSIDL:</b> Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode									
		e module operat			mode					
oit 12-7	Unimplemented: Read as '0'									
oit 6	TGATE: Timer2 Gated Time Accumulation Enable bit									
	When TCS = 1:									
	This bit is ignored.									
	When TCS = 0:									
	<ol> <li>Gated time accumulation enabled</li> <li>Gated time accumulation disabled</li> </ol>									
				Calaat hita						
bit 5-4	11 = 1:256	>: Timer2 Input	Clock Prescale	e Select Dits						
	11 = 1.250 10 = 1:64									
	01 = 1:8									
	00 = 1:1									
oit 3	T32: 32-Bit Timer Mode Select bit <sup>(1)</sup>									
		and Timer3 form and Timer3 act a								
oit 2		nted: Read as '								
pit 1	-	2 Clock Source S								
		al clock from pin		risina edae)						
	0 = Internal		, - (	5 - 5 - 5 - 7						
		$\Gamma CIOCK (\Gamma OSC/2)$								

# 13.1 Input Capture Registers

### REGISTER 13-1: IC1CON: INPUT CAPTURE 1 CONTROL REGISTER

110		11.0	11.0	11.0	11.0	11.0		
U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
—	ICSIDE	—						
						bit 8		
						R/W-0		
-	-		1	-	-	ICM0		
	1010	1000	ICBINE	ICIVIZ		bit 0		
						bit U		
	HC = Hardwar	e Clearable b	it					
	W = Writable b	bit	U = Unimplem	nented bit, read	l as '0'			
ł	'1' = Bit is set		•			nown		
implement	ted: Read as '0	,						
SIDL: Input	Capture 1 Mod	lule Stop in Id	le Control bit					
			perate in CPU I	dle mode				
-								
•	•							
	•	•						
			-					
			ent					
00 = Interrupt on every capture event								
-	-		g bit (read-only)	)				
	•		us bit (read-only	<i>(</i> )				
	•			,	n be read			
Input capt	ure buffer is err	pty						
					ep or Idle mod	le (rising edge		
			not applicable)					
			ge					
o = Captur	e mode, every	4th rising edg						
			nd falling) – ICI	<1·0> hits do n	ot control interr	upt generation		
			ina iaining) i Oli	1.0. 515 00 11		apt generation		
	anturo modulo	turned off						
	R/W-0 ICI1 implement SIDL: Input Input capt Input capt Input capt Input capt Input capt Input capt Interrupt Interupt Interrupt Interrupt Interrupt Interrup	—       ICSIDL         R/W-0       R/W-0         ICI1       ICI0         HC = Hardwar         W = Writable b         (1' = Bit is set         implemented: Read as '0         SIDL: Input Capture 1 Mode         Input capture module will         implemented: Read as '0         FMR: Input Capture 1 Time         TMR2 contents are captue         TMR3 contents are captue         TMR3 contents are captue         Interrupt on every fourth         = Interrupt on every fourth         SNE: Input Capture 1 Overfle         Input capture overflow oc         No input capture overflow oc         SNE: Input Capture 1 Duffer is no         Input capture buffer is no         Input capture buffer is no         Input capture buffer is em         M<2:0>: Input Capture 1 M         1 = Input capture buffer is em         M         I = Capture mode, every         0 = Capture mode, every         1 = Capture mode, ev	—       ICSIDL       —         R/W-0       R/W-0       R-0, HC         ICI1       ICI0       ICOV         HC = Hardware Clearable b       W = Writable bit         & '1' = Bit is set         implemented: Read as '0'         SIDL: Input Capture 1 Module Stop in Id         Input capture module will halt in CPU lo         Input capture module will continue to o         implemented: Read as '0'         TMR: Input Capture 1 Timer Select bit         TMR2 contents are captured on captur         TMR3 contents are captured on captur         <1:0>: Select Number of Captures per I         = Interrupt on every fourth capture ever         = Interrupt on every fourth capture evert         = Interrupt on every second capture evert         = Interrupt on every capture event         OV: Input Capture 1 Overflow Status Fla         Input capture overflow occurred         SNE: Input Capture 1 Buffer Empty Statu         Input capture buffer is not empty, at lea         Input capture buffer is empty         M<2:0>: Input Capture 1 Mode Select bi         1 = Input capture functions as interrupt detect only, all other control bits are         0 = Unused (module disabled)         1 = Capture mode, every falling edge         0 = Capture mode, every falling	ICSIDL       —       —         R/W-0       R/W-0       R-0, HC       R-0, HC         ICI1       ICI0       ICOV       ICBNE         HC = Hardware Clearable bit       W = Writable bit       U = Unimplem         R/W-0       R/W-0       R-0, HC       R-0, HC         ICI1       ICI0       ICOV       ICBNE         HC = Hardware Clearable bit       W = Writable bit       U = Unimplem         R       '1' = Bit is set       '0' = Bit is clearable bit         implemented: Read as '0'       SIDL: Input Capture 1 Module Stop in Idle Control bit         implemented: Read as '0'       Implemented: Read as '0'         FMR: Input Capture 1 Timer Select bit       *         * TMR2 contents are captured on capture event       *         * TMR3 contents are captured on capture event       *         * Input Capture 1 Suffer Empty Status Flag bit (read-only)       *         * Input Capture 1 Overflow Scatus Flag bit (read-only)       *         * Input Capture 1 Overflow occurred       SME: Input Capture 1 Overflow occurred         SNE: Input Capture 1 Overflow occurred       SME: Input Capture 1 Buffer Empty Status bit (read-only)         * Input capture buffer is empty       Me2:0>: Input Capture 1 Mode Select bits         1 = Input capture 1 Overflow occurred       SN	ICSIDL         —         —         —           R/W-0         R/W-0         R-0, HC         R-0, HC         R/W-0           ICI1         ICI0         ICOV         ICBNE         ICM2           HC = Hardware Clearable bit         U = Unimplemented bit, react           W = Writable bit         U = Unimplemented bit, react           R         '1' = Bit is set         '0' = Bit is cleared           implemented: Read as '0'         SIDL: Input Capture 1 Module Stop in Idle Control bit           Input capture module will continue to operate in CPU Idle mode           Input capture module will continue to operate in CPU Idle mode           Input capture 1 Timer Select bit           TMR3 contents are captured on capture event           TIMR3 contents are captured on capture event           Interrupt on every fourth capture event           = Interrupt on every fourth capture event           = Interrupt on every second capture event           = Interrupt on every capture event           > Input capture 1 Overflow Status Flag bit (read-only)           : Input capture 0verflow occurred           SNE: Input Capture 1 Buffer Empty Status bit (read-only)           : Input capture overflow occurred           SNE: Input Capture 1 Mode Select bits           1 = Input capture functions as interrupt pin only when device is in Ste	ICSIDL         —         …          ICSIDL         ICOV         ICOV         ICBNE         ICM2         ICM1         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …		



LSB

Reload Control

BRG Down Counter

TCY/2

Shift Clock

Write

Read

Read

I2C1BRG

Read

## 17.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator (BRG). The U1BRG register controls the period of a free-running, 16-bit timer. Equation 17-1 provides the formula for computation of the baud rate with BRGH = 0.

# EQUATION 17-1: UART BAUD RATE WITH BRGH = $0^{(1)}$

Baud Rate =  $\frac{FCY}{16 \cdot (U1BRG + 1)}$ U1BRG =  $\frac{FCY}{16 \cdot Baud Rate} - 1$ 

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

Example 17-1 provides the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for U1BRG = 0) and the minimum baud rate possible is Fcy/(16 \* 65536).

Equation 17-2 provides the formula for computation of the baud rate with BRGH = 1.

# EQUATION 17-2: UART BAUD RATE WITH BRGH = $1^{(1)}$

Baud Rate =  $\frac{FCY}{4 \cdot (U1BRG + 1)}$   $U1BRG = \frac{FCY}{4 \cdot Baud Rate} - 1$ Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for U1BRG = 0) and the minimum baud rate possible is FCY/(4 \* 65536).

Writing a new value to the U1BRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

### EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)<sup>(1)</sup>

```
Desired Baud Rate
                    = FCY/(16 (U1BRG + 1))
Solving for UxBRG value:
       U1BRG
                   = ((FCY/Desired Baud Rate)/16) - 1
       U1BRG
                   = ((400000/9600)/16) - 1
                    = 25
       U1BRG
Calculated Baud Rate = 400000/(16(25+1))
                    = 9615
Error
                    = (Calculated Baud Rate – Desired Baud Rate)
                       Desired Baud Rate
                    = (9615 - 9600)/9600
                    = 0.16\%
Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.
```

# 24.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

### 24.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

NOTES:

# 26.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24F04KA201 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24F04KA201 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

# Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +5.0V
Voltage on any combined analog and digital pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on MCLR/VPP pin with respect to Vss	-0.3V to +9.0V
Maximum current out of Vss pin	
Maximum current into Vod pin <sup>(1)</sup>	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports <sup>(1)</sup>	200 mA

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 26-1).

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

DC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Typical <sup>(1)</sup>	Max	Units	its Conditions					
IDD Current									
DC31		28		-40°C					
DC31a	8	28	μA	+25°C	1.8V				
DC31b	õ	28		+60°C					
DC31c		28		+85°C					
DC31d		55		-40°C	3.3V	LPRC (31 kHz)			
DC31e	15	55		+25°C					
DC31f		55	μΑ	+60°C					
DC31g		55		+85°C					

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** Operating Parameters:

• EC mode with clock input driven with a square wave rail-to-rail

• I/O configured as outputs driven low

• MCLR – VDD

WDT FSCM disabled

• SRAM, program and data memory active

• All PMD bits set except for modules being measured

### TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	FERISTICS		-	Standard Operating Conditions: 1.8V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Typical <sup>(1)</sup>	Max	Units	Conditions				
Idle Current (IIDLE): Core Off, Clock On Base Current, PMD Bits are Set <sup>(2)</sup>								
DC40		100		-40°C		0.5 MIPS, Fosc = 1 MHz		
DC40a	48	100		+25°C	1.8V			
DC40b	40	μA 100 100	μΑ	+60°C				
DC40c				+85°C				
DC40d		215		-40°C				
DC40e	106	215		+25°C	0.01/			
DC40f	- 106 -	215	- μΑ	+60°C	3.3V			
DC40g		215	]	+85°C				

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Operating Parameters:

Core off

· EC mode with clock input driven with a square wave rail-to-rail


• I/O configured as outputs driven low


• MCLR - VDD

WDT FSCM disabled

• SRAM, program and data memory active

All PMD bits set except for modules being measured





### TABLE 26-23: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Sym	n Characteristic Min Typ <sup>(1)</sup> Max Units		Conditions			
DO31	TIOR	Port Output Rise Time	_	10	25	ns	
DO32	TIOF	Port Output Fall Time	_	10	25	ns	
DI35	Tinp	INTx pin High or Low Time (output)	20	—	—	ns	
DI40	Trbp	CNx High or Low Time (input)	2	—	—	Тсү	


**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

## 27.2 Package Details

The following sections give the technical details of the packages.

### 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			INCHES			
Dimensio	n Limits	MIN	NOM	MAX			
Number of Pins	Ν		14				
Pitch	е		.100 BSC				
Top to Seating Plane	А	-	-	.210			
Molded Package Thickness	A2	.115	.130	.195			
Base to Seating Plane	A1	.015	-	-			
Shoulder to Shoulder Width	E	.290	.310	.325			
Molded Package Width	E1	.240	.250	.280			
Overall Length	D	.735	.750	.775			
Tip to Seating Plane	L	.115	.130	.150			
Lead Thickness	с	.008	.010	.015			
Upper Lead Width	b1	.045	.060	.070			
Lower Lead Width	b	.014	.018	.022			
Overall Row Spacing §	eB	-	-	.430			

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

NOTES: