# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete                                                                      |
|----------------------------|-------------------------------------------------------------------------------|
| Core Processor             | PIC                                                                           |
| Core Size                  | 16-Bit                                                                        |
| Speed                      | 32MHz                                                                         |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART                                       |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, PWM, WDT                                   |
| Number of I/O              | 18                                                                            |
| Program Memory Size        | 4KB (1.375K x 24)                                                             |
| Program Memory Type        | FLASH                                                                         |
| EEPROM Size                | -                                                                             |
| RAM Size                   | 512 x 8                                                                       |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                   |
| Data Converters            | A/D 9x10b                                                                     |
| Oscillator Type            | Internal                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                             |
| Mounting Type              | Surface Mount                                                                 |
| Package / Case             | 20-SOIC (0.295", 7.50mm Width)                                                |
| Supplier Device Package    | 20-SOIC                                                                       |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic24f04ka201t-i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| TABLE 1-1: | <b>DEVICE FEATURES FOR THE PIC24F04KA201 FAMILY</b> |
|------------|-----------------------------------------------------|
|            |                                                     |

| Features                                                                | PIC24F04KA200                                                                                                                                       | PIC24F04KA201                           |  |
|-------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|--|
| Operating Frequency                                                     | DC – 3                                                                                                                                              | 32 MHz                                  |  |
| Program Memory (bytes)                                                  | 4                                                                                                                                                   | К                                       |  |
| Program Memory (instructions)                                           | 14                                                                                                                                                  | 08                                      |  |
| Data Memory (bytes)                                                     | 5                                                                                                                                                   | 12                                      |  |
| Interrupt Sources (soft vectors/NMI traps)                              | 25 (2                                                                                                                                               | 21/4)                                   |  |
| I/O Ports                                                               | PORTA<6:0><br>PORTB<15:14, 9:8, 4>                                                                                                                  | PORTA<6:0><br>PORTB<15:12, 9:7, 4, 2:0> |  |
| Total I/O Pins                                                          | 12                                                                                                                                                  | 18                                      |  |
| Timers: Total Number (16-bit)<br>32-Bit (from paired 16-bit timers)     | 3<br>1                                                                                                                                              |                                         |  |
| Input Capture Channels                                                  |                                                                                                                                                     | 1                                       |  |
| Output Compare/PWM Channels                                             |                                                                                                                                                     | 1                                       |  |
| Input Change Notification Interrupt                                     | 11                                                                                                                                                  | 17                                      |  |
| Serial Communications: UART<br>SPI (3-wire/4-wire)<br>I <sup>2</sup> C™ |                                                                                                                                                     | 1<br>1<br>1                             |  |
| 10-Bit Analog-to-Digital Module (input channels)                        | 7                                                                                                                                                   | 9                                       |  |
| Analog Comparators                                                      | 2                                                                                                                                                   | 2                                       |  |
| Resets (and delays)                                                     | POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode,<br>REPEAT Instruction, Hardware Traps, Configuration Word<br>Mismatch (PWRT, OST, PLL Lock) |                                         |  |
| Instruction Set                                                         | 76 Base Instructions, Multiple                                                                                                                      | Addressing Mode Variations              |  |
| Packages                                                                | 14-Pin PDIP/TSSOP 20-Pin PDIP/SSOP/SOIC/0                                                                                                           |                                         |  |

|--|

|          | F                             | Pin Number                   |               |     |                 |                                                           |
|----------|-------------------------------|------------------------------|---------------|-----|-----------------|-----------------------------------------------------------|
| Function | 14-Pin<br>PDIP/TSSOP/<br>SOIC | 20-Pin<br>PDIP/SSOP/<br>SOIC | 20-Pin<br>QFN | I/O | Input<br>Buffer | Description                                               |
| Vdd      | 14                            | 20                           | 17            | Р   | _               | Positive Supply for Peripheral Digital Logic and I/O Pins |
| Vpp      | 1                             | 1                            | 18            | Р   | _               | Programming Mode Entry Voltage                            |
| VREF-    | 3                             | 3                            | 20            | I   | ANA             | A/D and Comparator Reference Voltage (low) Input          |
| VREF+    | 2                             | 2                            | 19            | I   | ANA             | A/D and Comparator Reference Voltage (high) Input         |
| Vss      | 13                            | 19                           | 16            | Р   | _               | Ground Reference for Logic and I/O Pin                    |

**Legend:** ST = Schmitt Trigger input buffer, ANA = Analog level input/output,  $I^2C^{TM} = I^2C/SMBus$  input buffer

#### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with  $PIC^{\textcircled{B}}$  devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, the data memory and the registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register, which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed, but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A sign-extend instruction (SE) is provided to allow the users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

#### 4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing (MDA) with a 16-bit address field. For PIC24F04KA201 family devices, the entire implemented data memory lies in Near Data Space (NDS).

#### 4.2.4 SFR SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by that module. Much of the SFR space contains unused addresses; these are read as '0'. The SFR space, where the SFRs are actually implemented, is provided in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is provided in Table 4-3 through Table 4-21.

|      |                   |      | SFR Space Ad   | Idress  |         |          |      |      |
|------|-------------------|------|----------------|---------|---------|----------|------|------|
|      | xx00              | xx20 | xx40           | xx60    | xx80    | xxA0     | xxC0 | xxE0 |
| 000h |                   | Со   | e              | ICN     | In      | terrupts |      | _    |
| 100h | Tim               | ners | Capture        | _       | Compare | —        | _    | _    |
| 200h | l <sup>2</sup> C™ | UART | SPI            |         | _       | —        | I/   | 0    |
| 300h | ADC/              | CMTU | —              | —       | -       | —        | _    | _    |
| 400h | _                 | —    | —              | _       | _       | —        | _    | _    |
| 500h | _                 | —    | —              | _       | _       | —        | _    | _    |
| 600h | _                 | Comp | —              | —       |         | _        |      |      |
| 700h |                   | —    | System/DS/HLVD | NVM/PMD |         | _        |      |      |

#### TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

**Legend:** — = No implemented SFRs in this block.

# 5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 32 instructions or 96 bytes. RTSP allows the user to erase blocks of 1 row, 2 rows and 4 rows (32, 64 and 128 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 1-row (96 bytes), 2-row (192 bytes) and 4-row (384 bytes) erase blocks and single row write block (96 bytes) are edge-aligned, from the beginning of program memory.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 32 TBLWT instructions are required to write the full row of memory.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

| Note: | Writing to a location multiple times without |
|-------|----------------------------------------------|
|       | erasing it is not recommended.               |

All of the table write operations are single-word writes (two instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

#### 5.3 Enhanced In-Circuit Serial Programming

Enhanced ICSP uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

#### 5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls the blocks that need to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.5 "Programming Operations"** for further details.

### 5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

| R/W-0. HS     | U-0                                | R/W-0, HS                          | R/W-0, HS         | R/W-0, HS         | R/W-0. HS        | R/W-0. HS       | R/W-0, HS |
|---------------|------------------------------------|------------------------------------|-------------------|-------------------|------------------|-----------------|-----------|
| NVMIF         | _                                  | AD1IF                              | U1TXIF            | U1RXIF            | SPI1IF           | SPF1IF          | T3IF      |
| bit 15        | L                                  |                                    |                   | •                 |                  | 1               | bit 8     |
|               |                                    |                                    |                   |                   |                  |                 |           |
| R/W-0, HS     | U-0                                | U-0                                | U-0               | R/W-0, HS         | R/W-0, HS        | R/W-0, HS       | R/W-0, HS |
| T2IF          |                                    |                                    |                   | T1IF              | OC1IF            | IC1IF           | INTOIF    |
| bit 7         |                                    |                                    |                   |                   |                  |                 | bit 0     |
| Legend:       |                                    | HS = Hardwa                        | re Settable bit   |                   |                  |                 |           |
| R = Readable  | e bit                              | W = Writable                       | bit               | U = Unimplem      | nented bit, read | d as '0'        |           |
| -n = Value at | POR                                | '1' = Bit is set                   |                   | '0' = Bit is clea | ared             | x = Bit is unkr | nown      |
| 1.11.45       |                                    |                                    |                   |                   |                  |                 |           |
| DIT 15        | <b>NVMIF:</b> NVM                  | Interrupt Flag                     | Status bit        |                   |                  |                 |           |
|               | 1 = Interrupt r0 = Interrupt r     | request has occ                    | occurred          |                   |                  |                 |           |
| bit 14        | Unimplemen                         | ted: Read as '                     | )'                |                   |                  |                 |           |
| bit 13        | AD1IF: A/D C                       | Conversion Com                     | plete Interrupt   | Flag Status bit   | t                |                 |           |
|               | 1 = Interrupt r                    | request has occ                    | curred            |                   |                  |                 |           |
|               | 0 = Interrupt r                    | request has not                    | occurred          |                   |                  |                 |           |
| bit 12        | U1TXIF: UAR                        | RT1 Transmitter                    | Interrupt Flag    | Status bit        |                  |                 |           |
|               | 1 = Interrupt r<br>0 = Interrupt r | request has occ<br>request has not | occurred          |                   |                  |                 |           |
| bit 11        | U1RXIF: UAF                        | RT1 Receiver In                    | terrupt Flag St   | atus bit          |                  |                 |           |
|               | 1 = Interrupt r                    | request has occ                    | curred            |                   |                  |                 |           |
|               | 0 = Interrupt r                    | request has not                    | occurred          |                   |                  |                 |           |
| bit 10        | SPI1IF: SPI1                       | Event Interrupt                    | Flag Status bi    | t                 |                  |                 |           |
|               | 1 = Interrupt r                    | request has occ                    | curred            |                   |                  |                 |           |
| hit 9         | SPE1IE SPI1                        | lequest has not                    | Elan Status bi    | t                 |                  |                 |           |
| bit 0         | 1 = Interrupt r                    | request has occ                    | curred            | L .               |                  |                 |           |
|               | 0 = Interrupt r                    | request has not                    | occurred          |                   |                  |                 |           |
| bit 8         | T3IF: Timer3                       | Interrupt Flag S                   | Status bit        |                   |                  |                 |           |
|               | 1 = Interrupt r                    | request has occ                    | curred            |                   |                  |                 |           |
| hit 7         | 0 = Interrupt r                    | request has not                    | OCCUITED          |                   |                  |                 |           |
|               | 1 = Interrunt r                    | request has occ                    |                   |                   |                  |                 |           |
|               | 0 = Interrupt r                    | request has not                    | occurred          |                   |                  |                 |           |
| bit 6-4       | Unimplemen                         | ted: Read as '                     | )'                |                   |                  |                 |           |
| bit 3         | T1IF: Timer1                       | Interrupt Flag S                   | Status bit        |                   |                  |                 |           |
|               | 1 = Interrupt r                    | request has occ                    | urred             |                   |                  |                 |           |
| <b>h</b> it 0 |                                    | request has not                    | occurred          | at Elaa Otatua k  | -:4              |                 |           |
| DIL 2         |                                    | ut Compare Cha                     |                   | pt Flag Status t  | JIL              |                 |           |
|               | 0 = Interrupt r                    | request has not                    | occurred          |                   |                  |                 |           |
| bit 1         | IC1IF: Input C                     | Capture Channe                     | el 1 Interrupt FI | ag Status bit     |                  |                 |           |
|               | 1 = Interrupt r                    | request has occ                    | curred            |                   |                  |                 |           |
|               | 0 = Interrupt r                    | request has not                    | occurred          |                   |                  |                 |           |
| bit 0         | INTOIF: Exter                      | nal Interrupt 0                    | -lag Status bit   |                   |                  |                 |           |
|               | 1 = Interrupt r<br>0 = Interrupt r | request has occ<br>request has not | occurred          |                   |                  |                 |           |

#### REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

| REGISTER      | /-1/: IPC/:   | INTERRUPT           | PRIORITY         | CONTROL RE        | GISTER /         |                 |       |
|---------------|---------------|---------------------|------------------|-------------------|------------------|-----------------|-------|
| U-0           | U-0           | U-0                 | U-0              | U-0               | U-0              | U-0             | U-0   |
| _             | —             | —                   | —                | —                 | —                | —               | —     |
| bit 15        |               |                     |                  |                   |                  |                 | bit 8 |
|               |               |                     |                  |                   |                  |                 |       |
| U-0           | R/W-1         | R/W-0               | R/W-0            | U-0               | U-0              | U-0             | U-0   |
| _             | INT2IP2       | INT2IP1             | INT2IP0          | —                 | —                | —               | —     |
| bit 7         |               |                     |                  | ·                 | •                | •               | bit 0 |
|               |               |                     |                  |                   |                  |                 |       |
| Legend:       |               |                     |                  |                   |                  |                 |       |
| R = Readable  | e bit         | W = Writable        | bit              | U = Unimplem      | nented bit, read | l as '0'        |       |
| -n = Value at | POR           | '1' = Bit is set    |                  | '0' = Bit is clea | ared             | x = Bit is unkr | iown  |
|               |               |                     |                  |                   |                  |                 |       |
| bit 15-7      | Unimplemen    | ted: Read as '      | כי               |                   |                  |                 |       |
| bit 6-4       | INT2IP<2:0>:  | External Interr     | upt 2 Priority b | oits              |                  |                 |       |
|               | 111 = Interru | pt is priority 7 (I | nighest priority | v interrupt)      |                  |                 |       |
|               | •             |                     |                  |                   |                  |                 |       |
|               | •             |                     |                  |                   |                  |                 |       |
|               | 001 = Interru | pt is priority 1    |                  |                   |                  |                 |       |
|               | 000 = Interru | pt source is dis    | abled            |                   |                  |                 |       |
| bit 3-0       | Unimplemen    | ted: Read as '      | )'               |                   |                  |                 |       |

#### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

| bit 7 | CLKLOCK: Clock Selection Lock Enabled bit<br><u>If FSCM is enabled (FCKSM1 = 1):</u><br>1 = Clock and PLL selections are locked<br>0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit<br><u>If FSCM is disabled (FCKSM1 = 0):</u><br>Clock and PLL selections are never locked and may be modified by setting the OSWEN bit. |
|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 6 | Unimplemented: Read as '0'                                                                                                                                                                                                                                                                                                                                         |
| bit 5 | LOCK: PLL Lock Status bit <sup>(2)</sup>                                                                                                                                                                                                                                                                                                                           |
|       | <ul> <li>1 = PLL module is in lock or PLL module start-up timer is satisfied</li> <li>0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled</li> </ul>                                                                                                                                                                                   |
| bit 4 | Unimplemented: Read as '0'                                                                                                                                                                                                                                                                                                                                         |
| bit 3 | CF: Clock Fail Detect bit                                                                                                                                                                                                                                                                                                                                          |
|       | <ul><li>1 = FSCM has detected a clock failure</li><li>0 = No clock failure has been detected</li></ul>                                                                                                                                                                                                                                                             |
| bit 2 | Unimplemented: Read as '0'                                                                                                                                                                                                                                                                                                                                         |
| bit 1 | SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit                                                                                                                                                                                                                                                                                                              |
|       | <ul><li>1 = Enable secondary oscillator</li><li>0 = Disable secondary oscillator</li></ul>                                                                                                                                                                                                                                                                         |
| bit 0 | OSWEN: Oscillator Switch Enable bit                                                                                                                                                                                                                                                                                                                                |
|       | <ul> <li>1 = Initiate an oscillator switch to clock source specified by NOSC&lt;2:0&gt; bits</li> <li>0 = Oscillator switch is complete</li> </ul>                                                                                                                                                                                                                 |

- Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
  - 2: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

# 8.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The primary oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMDx Configuration bits. While an application can switch to and from primary oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

#### 8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 23.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and FSCM function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

#### 8.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>), to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits value is transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM with LPRC as a clock source is enabled) or SOSC (if SOSCEN remains enabled).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

# 9.0 POWER-SAVING FEATURES

| Note: | This data sheet summarizes the features    |
|-------|--------------------------------------------|
|       | of this group of PIC24F devices. It is not |
|       | intended to be a comprehensive reference   |
|       | source. For more information, refer to the |
|       | "PIC24F Family Reference Manual",          |
|       | Section 39. "Power-Saving Features         |
|       | with Deep Sleep" (DS39727).                |

The PIC24F04KA201 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep, Idle and Deep Sleep modes
- · Software controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

#### 9.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0** "Oscillator Configuration".

#### 9.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals except DSWDT. It also freezes I/O states and removes power to SRAM and Flash memory. The assembly syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

#### 9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT with LPRC as a clock source is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

#### EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

| PWRSAV | #SLEEP_MODE  | ; Put the device into SLEEP mode      |
|--------|--------------|---------------------------------------|
| PWRSAV | #IDLE_MODE   | ; Put the device into IDLE mode       |
| BSET   | DSCON, #DSEN | ; Enable Deep Sleep                   |
| PWRSAV | #SLEEP_MODE  | ; Put the device into Deep SLEEP mode |

# **Note:** Any interrupt pending when entering Deep Sleep mode is cleared,

Exiting Deep Sleep mode generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the DSGPRx registers and DSWSRC.

Wake-up events that occur from the time Deep Sleep exits until the time the POR sequence completes are ignored, and are not be captured in the DSWAKE register.

The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- 5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

# 9.2.4.3 Saving Context Data with the DSGPR0/DSGPR1 Registers

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VDDCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.

Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

### 9.2.4.4 I/O Pins During Deep Sleep

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRIS bit set) prior to entry into Deep Sleep remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRIS bit clear) prior to entry into Deep Sleep remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LAT bit at the time of entry into Deep Sleep.

Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance and pins configured as outputs continue to drive their previous value. After waking up, the TRIS and LAT registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>) the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRIS and LAT bit values.

This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a  $\overline{\text{MCLR}}$  Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid and the RELEASE bit will remain set. The state of the SOSC also will be retained. The I/O pins, however, will be reset to their  $\overline{\text{MCLR}}$  Reset state. Since RELEASE is still set, changes to the SOSCEN bit (OSCCON<1>) cannot take effect until the RELEASE bit is cleared.

In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

#### REGISTER 14-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

| U-0                    | U-0 | U-0              | U-0                     | U-0                    | U-0               | U-0               | U-0   |
|------------------------|-----|------------------|-------------------------|------------------------|-------------------|-------------------|-------|
| —                      | —   | —                | —                       | _                      | _                 |                   | —     |
| bit 15                 |     |                  |                         |                        |                   |                   | bit 8 |
|                        |     |                  |                         |                        |                   |                   |       |
| U-0                    | U-0 | U-0              | R/W-0                   | R/W-0                  | U-0               | U-0               | R/W-0 |
|                        | _   | —                | SMBUSDEL <sup>(2)</sup> | OC1TRIS <sup>(1)</sup> | —                 | —                 | _     |
| bit 7                  |     |                  |                         |                        |                   |                   | bit 0 |
|                        |     |                  |                         |                        |                   |                   |       |
| Legend:                |     |                  |                         |                        |                   |                   |       |
| R = Readable bit W = W |     | W = Writable     | e bit                   | U = Unimpleme          | ented bit, read a | s 'O'             |       |
| -n = Value at POR      |     | '1' = Bit is set |                         | '0' = Bit is cleared x |                   | x = Bit is unknow | vn    |

bit 15-5 Unimplemented: Read as '0'

bit 3 **OC1TRIS:** OC1 Output Tri-State Select bit<sup>(1)</sup>

1 = OC1 output will not be active on the pin; OCPWM1 can still be used for internal triggers

0 = OC1 output will be active on the pin based on the OCPWM1 module settings

#### bit 2-0 Unimplemented: Read as '0'

**Note 1:** To enable the actual OC1 output, the OCPWM1 module has to be enabled.

2: Bit 4 is described in Section 16.0 "Inter-Integrated Circuit (I2C<sup>™</sup>)".

| U-0        | U-0                         | U-0                 | R/W-0                               | R/W-0             | R/W-0             | R/W-0              | R/W-0              |
|------------|-----------------------------|---------------------|-------------------------------------|-------------------|-------------------|--------------------|--------------------|
| _          |                             |                     | DISSCK                              | DISSDO            | MODE16            | SMP                | CKE <sup>(1)</sup> |
| bit 15     | ÷                           |                     |                                     |                   | -                 |                    | bit 8              |
|            |                             |                     |                                     |                   |                   |                    |                    |
| R/W-0      | R/W-0                       | R/W-0               | R/W-0                               | R/W-0             | R/W-0             | R/W-0              | R/W-0              |
| SSEN       | CKP                         | MSTEN               | SPRE2                               | SPRE1             | SPRE0             | PPRE1              | PPRE0              |
| bit 7      |                             |                     |                                     |                   |                   |                    | bit 0              |
| l egend:   |                             |                     |                                     |                   |                   |                    |                    |
| R = Read   | able bit                    | W = Writable        | hit                                 | U = Unimplen      | nented bit read   | as '0'             |                    |
| -n = Value | e at POR                    | '1' = Bit is set    | ~                                   | '0' = Bit is clea | ared              | x = Bit is unkr    | nown               |
|            |                             |                     |                                     |                   |                   |                    | -                  |
| bit 15-13  | Unimplemen                  | ted: Read as '      | )'                                  |                   |                   |                    |                    |
| bit 12     | DISSCK: Dis                 | able SCK1 pin       | bit (SPI Master                     | r modes only)     |                   |                    |                    |
|            | 1 = Internal S              | PI clock is disa    | bled, pin funct                     | ions as I/O       |                   |                    |                    |
|            | 0 = Internal S              | PI clock is enal    | bled                                |                   |                   |                    |                    |
| DIT 11     |                             | ables SDO1 pir      | 1 DIT<br>A maadudaa min fi          | unations as I/O   |                   |                    |                    |
|            | 1 = SDOT pri0 = SDOT pri    | n is controlled by  | v the module                        |                   |                   |                    |                    |
| bit 10     | MODE16: Wo                  | ord/Byte Comm       | unication Sele                      | ct bit            |                   |                    |                    |
|            | 1 = Commun                  | nication is word-   | wide (16 bits)                      |                   |                   |                    |                    |
|            | 0 = Commun                  | nication is byte-   | wide (8 bits)                       |                   |                   |                    |                    |
| bit 9      | SMP: SPI1 D                 | ata Input Samp      | le Phase bit                        |                   |                   |                    |                    |
|            | Master mode                 | <u>:</u>            |                                     |                   |                   |                    |                    |
|            | 1 = Input dat               | a sampled at ei     | nd of data outp<br>hiddle of data o | out time          |                   |                    |                    |
|            | Slave mode:                 | a samplea at m      |                                     | aiput inne        |                   |                    |                    |
|            | SMP must be                 | cleared when        | SPI1 is used ir                     | n Slave mode.     |                   |                    |                    |
| bit 8      | CKE: SPI1 C                 | lock Edge Sele      | ct bit <sup>(1)</sup>               |                   |                   |                    |                    |
|            | 1 = Serial ou               | tput data chang     | ges on transitio                    | n from active c   | lock state to Idl | e clock state (s   | see bit 6)         |
|            | 0 = Serial ou               | tput data chang     | es on transitio                     | n from Idle clo   | ck state to activ | e clock state (s   | see bit 6)         |
| bit 7      | SSEN: Slave                 | Select Enable       | bit (Slave mod                      | e)                |                   |                    |                    |
|            | $1 = \frac{SS1}{SS1} pin l$ | not used for Slave  | noae<br>dule: pin contr             | olled by port fu  | nction            |                    |                    |
| bit 6      | CKP: Clock F                | Polarity Select b   | oit                                 | oned by portid    |                   |                    |                    |
|            | 1 = Idle state              | for clock is a h    | igh level; activ                    | e state is a low  | / level           |                    |                    |
|            | 0 = Idle state              | e for clock is a lo | ow level; active                    | e state is a high | level             |                    |                    |
| bit 5      | MSTEN: Mas                  | ter Mode Enab       | le bit                              |                   |                   |                    |                    |
|            | 1 = Master m                | node                |                                     |                   |                   |                    |                    |
| hit 4 0    |                             | Secondary Dra       | ooolo bito (Max                     | ator mode)        |                   |                    |                    |
| DIL 4-2    | 3FRE<2.0>.                  | dary prescale 1     | •1                                  | ster mode)        |                   |                    |                    |
|            | 110 = Secon                 | dary prescale 2     | :1                                  |                   |                   |                    |                    |
|            | •                           | 51                  |                                     |                   |                   |                    |                    |
|            | •                           |                     |                                     |                   |                   |                    |                    |
|            | •<br>000 = Secon            | darv prescale 8     | :1                                  |                   |                   |                    |                    |
|            |                             |                     |                                     | 1. T              | 1. 12             | a                  |                    |
| Note 1:    | The CKE bit is no           | ot used in the Fi   | amed SPI mo                         | des. The user s   | should program    | this bit to '0' fo | or the ⊢ramed      |

### REGISTER 15-2: SPI1CON1: SPI1 CONTROL REGISTER 1

# REGISTER 17-2: U1STA: UART1 STATUS AND CONTROL REGISTER (CONTINUED)

| bit 5 | ADDEN: Address Character Detect bit (bit 8 of received data = 1)                                                                                                              |
|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|       | <ul> <li>1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.</li> <li>0 = Address Detect mode disabled</li> </ul>                      |
| bit 4 | RIDLE: Receiver Idle bit (read-only)                                                                                                                                          |
|       | <ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>                                                                                                         |
| bit 3 | PERR: Parity Error Status bit (read-only)                                                                                                                                     |
|       | <ul><li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li><li>0 = Parity error has not been detected</li></ul>      |
| bit 2 | FERR: Framing Error Status bit (read-only)                                                                                                                                    |
|       | <ul> <li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Framing error has not been detected</li> </ul> |
| bit 1 | OERR: Receive Buffer Overrun Error Status bit (clear/read-only)                                                                                                               |
|       | 1 = Receive buffer has overflowed                                                                                                                                             |
|       | 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 $\rightarrow$ 0 transition) will reset<br>the receiver buffer and the RSR to the empty state)    |
| bit 0 | URXDA: Receive Buffer Data Available bit (read-only)                                                                                                                          |
|       | <ul> <li>1 = Receive buffer has data; at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>                                                 |

© 2009-2014 Microchip Technology Inc.

| REGISTER                                   | 19-3. ADIC                                                                                                                                                                                                                                                                      |                        |               | GISTERS          |                 |                    |       |  |  |  |
|--------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|---------------|------------------|-----------------|--------------------|-------|--|--|--|
| R/W-0                                      | U-0                                                                                                                                                                                                                                                                             | U-0                    | R/W-0         | R/W-0            | R/W-0           | R/W-0              | R/W-0 |  |  |  |
| ADRC                                       | —                                                                                                                                                                                                                                                                               | —                      | SAMC4         | SAMC3            | SAMC2           | SAMC1              | SAMC0 |  |  |  |
| bit 15                                     |                                                                                                                                                                                                                                                                                 |                        |               |                  |                 |                    | bit 8 |  |  |  |
|                                            |                                                                                                                                                                                                                                                                                 |                        |               |                  |                 |                    |       |  |  |  |
| U-0                                        | U-0                                                                                                                                                                                                                                                                             | R/W-0                  | R/W-0         | R/W-0            | R/W-0           | R/W-0              | R/W-0 |  |  |  |
| _                                          | _                                                                                                                                                                                                                                                                               | ADCS5                  | ADCS4         | ADCS3            | ADCS2           | ADCS1              | ADCS0 |  |  |  |
| bit 7                                      |                                                                                                                                                                                                                                                                                 |                        |               |                  |                 |                    | bit 0 |  |  |  |
|                                            |                                                                                                                                                                                                                                                                                 |                        |               |                  |                 |                    |       |  |  |  |
| Legend:                                    |                                                                                                                                                                                                                                                                                 | r = Reserved           | bit           |                  |                 |                    |       |  |  |  |
| R = Readab                                 | le bit                                                                                                                                                                                                                                                                          | W = Writable           | bit           | U = Unimplen     | nented bit, rea | d as '0'           |       |  |  |  |
| -n = Value a                               | t POR                                                                                                                                                                                                                                                                           | '1' = Bit is set       |               | '0' = Bit is cle | ared            | x = Bit is unknown |       |  |  |  |
| bit 15<br>bit 14-13<br>bit 12-8<br>bit 7-6 | ADRC: A/D Conversion Clock Source bit<br>1 = A/D internal RC clock<br>0 = Clock derived from system clock<br>Unimplemented: Read as '0'<br>SAMC<4:0>: Auto-Sample Time bits<br>11111 = 31 TAD<br>00001 = 1 TAD<br>00000 = 0 TAD (not recommended)<br>Unimplemented: Dead as '0' |                        |               |                  |                 |                    |       |  |  |  |
| bit 5-0                                    | ADCS<5:0>:<br>111111 = 32                                                                                                                                                                                                                                                       | A/D Conversio<br>• Tcy | n Clock Selec | t bits           |                 |                    |       |  |  |  |
|                                            | 000000 <b>= T</b> C                                                                                                                                                                                                                                                             | 000000 = Tcy/2         |               |                  |                 |                    |       |  |  |  |

### REGISTER 19-3: AD1CON3: A/D CONTROL REGISTER 3

| R/P-1                 | R/P-1                                            | U-0                                         | R/P-1           | R/P-1             | R/P-1          | R/P-1              | R/P-1  |  |  |  |
|-----------------------|--------------------------------------------------|---------------------------------------------|-----------------|-------------------|----------------|--------------------|--------|--|--|--|
| FWDTEN                | WINDIS                                           |                                             | FWPSA           | WDTPS3            | WDTPS2         | WDTPS1             | WDTPS0 |  |  |  |
| oit 7                 |                                                  |                                             |                 |                   |                |                    | bit (  |  |  |  |
| egend:                |                                                  |                                             |                 |                   |                |                    |        |  |  |  |
| ≀egenan<br>? = Readab | le bit                                           | P = Programm                                | nable bit       | U = Unimplen      | nented bit rea | d as '0'           |        |  |  |  |
| -n = Value at POR     |                                                  | '1' = Bit is set                            |                 | '0' = Bit is clea | ared           | x = Bit is unknown |        |  |  |  |
|                       |                                                  |                                             |                 |                   |                |                    |        |  |  |  |
| it 7                  | FWDTEN: Wat                                      | tchdog Timer E                              | nable bit       |                   |                |                    |        |  |  |  |
|                       | 1 = WDT enabled                                  |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0 = WDT disat                                    | oled (control is                            | placed on the S | SWDTEN bit)       |                |                    |        |  |  |  |
| it 6                  | WINDIS: Wind                                     | WINDIS: Windowed Watchdog Timer Disable bit |                 |                   |                |                    |        |  |  |  |
|                       | 1 = Standard WDT selected; windowed WDT disabled |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0 = Windowed WDT enabled                         |                                             |                 |                   |                |                    |        |  |  |  |
| it 5                  | Unimplement                                      | ed: Read as '0                              | ,               |                   |                |                    |        |  |  |  |
| it 4                  | FWPSA: WDT Prescaler bit                         |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 1 = WDT prescaler ratio of 1:128                 |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0 = WDT prescaler ratio of 1:32                  |                                             |                 |                   |                |                    |        |  |  |  |
| oit 3-0               | WDTPS<3:0>: Watchdog Timer Postscale Select bits |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 1111 = 1:32 768                                  |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 1110 = 1.16.384                                  |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 1101 = 1:8,192                                   |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 1100 <b>= 1:4,096</b>                            |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 1011 = 1:2,048                                   |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 1010 <b>= 1:1,024</b>                            |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 1001 = 1:512                                     |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 1000 <b>= 1:256</b>                              |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0111 <b>= 1:128</b>                              |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0110 <b>= 1:64</b>                               |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0101 <b>= 1:32</b>                               |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0100 = 1:16                                      |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0011 = 1:8                                       |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0010 = 1:4                                       |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0001 = 1:2                                       |                                             |                 |                   |                |                    |        |  |  |  |
|                       | 0000 = 1:1                                       |                                             |                 |                   |                |                    |        |  |  |  |

#### DECISTED 22 4. EWDT WATCHDOG TIMEB CONFIGURATION RECISTER

# 24.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

#### 24.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- · Local file history feature
- Built-in support for Bugzilla issue tracker

# 24.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 24.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 24.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 24.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

### 24.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

| DC CHARACTERISTICS |                        |              | Standard Operating Conditions: 1.8V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial |                           |       |                                |  |  |
|--------------------|------------------------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|-------|--------------------------------|--|--|
| Parameter<br>No.   | Typical <sup>(1)</sup> | Max          | Units                                                                                                                                            | Conditions                |       |                                |  |  |
| Power-Down (       | Current (IPD): I       | PMD Bits are | Set, PMSLP                                                                                                                                       | Bit is '0' <sup>(2)</sup> |       |                                |  |  |
| DC60               |                        | 0.200        |                                                                                                                                                  | -40°C                     | 1.0)/ |                                |  |  |
| DC60a              | 0.025                  | 0.200        |                                                                                                                                                  | +25°C                     |       |                                |  |  |
| DC60b              | 0.025                  | 0.870        | μΑ                                                                                                                                               | +60°C                     | 1.0V  |                                |  |  |
| DC60c              | 1                      | 1.350        |                                                                                                                                                  | +85°C                     |       | Base Power-Down Current        |  |  |
| DC60d              |                        | 0.540        |                                                                                                                                                  | -40°C                     |       | (Sleep) <sup>(3)</sup>         |  |  |
| DC60e              | 0.105                  | 0.540        |                                                                                                                                                  | +25°C                     | 2.21/ |                                |  |  |
| DC60f              | 0.105                  | 1.680        | μΑ                                                                                                                                               | +60°C                     | 3.3V  |                                |  |  |
| DC60g              | 1                      | 2.450        |                                                                                                                                                  | +85°C                     |       |                                |  |  |
| DC70               |                        | 0.150        | μΑ                                                                                                                                               | -40°C                     | 1.8V  | - Base Deep Sleep Current      |  |  |
| DC70a              | 0.020                  | 0.150        |                                                                                                                                                  | +25°C                     |       |                                |  |  |
| DC70b              | 0.020                  | 0.430        |                                                                                                                                                  | +60°C                     |       |                                |  |  |
| DC70c              | 1                      | 0.630        |                                                                                                                                                  | +85°C                     |       |                                |  |  |
| DC70d              |                        | 0.300        |                                                                                                                                                  | -40°C                     |       |                                |  |  |
| DC70e              | 0.025                  | 0.300        |                                                                                                                                                  | +25°C                     | 2.21/ |                                |  |  |
| DC70f              | 0.035                  | 0.700        | μΑ                                                                                                                                               | +60°C                     | 3.3V  |                                |  |  |
| DC70g              | 1                      | 0.980        |                                                                                                                                                  | +85°C                     |       |                                |  |  |
| DC61               |                        | 0.65         |                                                                                                                                                  | -40°C                     |       |                                |  |  |
| DC61a              | 0.55                   | 0.65         |                                                                                                                                                  | +25°C                     | 1.0\/ | 13 4)                          |  |  |
| DC61b              | 0.55                   | 0.65         | μΑ                                                                                                                                               | +60°C                     | 1.8V  |                                |  |  |
| DC61c              |                        | 0.65         |                                                                                                                                                  | +85°C                     |       |                                |  |  |
| DC61d              |                        | 0.95         |                                                                                                                                                  | -40°C                     |       | Watchdog Timer Current: WD1099 |  |  |
| DC61e              |                        | 0.95         | Γ,                                                                                                                                               | +25°C                     | 2.01/ |                                |  |  |
| DC61f              | 0.87                   | 0.95         | μΑ                                                                                                                                               | +60°C                     | 3.3V  |                                |  |  |
| DC61g              | 1                      | 0.95         | 1                                                                                                                                                | +85°C                     |       |                                |  |  |

#### TABLE 26-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

**Note 1:** Data in the Typical column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

**4:** Current applies to Sleep only.

5: Current applies to Deep Sleep only.

# APPENDIX A: REVISION HISTORY

### **Revision A (February 2009)**

Original data sheet for the PIC24F04KA201 family of devices.

### Revision B (May 2009)

The title was changed. Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers" was added. Extensive changes to Section 26.0 "Electrical Characteristics". Minor text edits throughout document.

#### Revision C (March 2014)

Removed the 'Preliminary' status from the data sheet.

#### R

| Reference Clock Output                       | 88       |
|----------------------------------------------|----------|
| Register Mans                                |          |
| A/D Converter (ADC)                          | 34       |
| Clock Control                                |          |
|                                              |          |
|                                              |          |
| CTMU                                         |          |
| Deep Sieep                                   |          |
|                                              |          |
|                                              |          |
|                                              |          |
|                                              |          |
|                                              |          |
| NVM                                          |          |
| Output Compare                               |          |
| Pad Configuration                            | 33       |
| PMD                                          | 36       |
| PORTA                                        | 33       |
| PORTB                                        | 33       |
| SPI                                          | 32       |
| Timer                                        | 31       |
| UART                                         | 32       |
| Registers                                    |          |
| AD1CHS (A/D Input Select)                    | 148      |
| AD1CON1 (A/D Control 1)                      | 145      |
| AD1CON2 (A/D Control 2)                      | 146      |
| AD1CON3 (A/D Control 3)                      |          |
| AD1CSSI (A/D Input Scan Select Low)          | 149      |
| AD1PCEG (A/D Port Configuration)             | 140      |
| CLKDIV (Clock Divider)                       | 145      |
| CMSTAT (Comparator Status)                   | 156      |
| CMxCON (Comparator x Control)                | 150      |
|                                              | 155      |
|                                              | 01       |
|                                              |          |
|                                              | 101      |
|                                              | 102      |
| CVRCON (Comparator Voltage                   | 450      |
| Reterence Control)                           | 158      |
|                                              | 169      |
| DEVREV (Device Revision)                     | 169      |
| DSCON (Deep Sleep Control)                   |          |
| DSWSRC (Deep Sleep Wake-up Source)           |          |
| FDS (Deep Sleep Configuration)               | 168      |
| FGS (General Segment Configuration)          | 163      |
| FICD (In-Circuit Debugger Configuration)     | 167      |
| FOSC (Oscillator Configuration)              | 165      |
| FOSCSEL (Oscillator Selection Configuration) | 164      |
| FPOR (Reset Configuration)                   | 167      |
| FWDT (Watchdog Timer Configuration)          | 166      |
| HLVDCON (High/Low-Voltage Detect Control)    | 142      |
| I2C1CON (I2C1 Control)                       | 128      |
| I2C1MSK (I2C1 Slave Mode Address Mask)       | 132      |
| I2C1STAT (I2C1 Status)                       | 130      |
| IC1CON (Input Capture 1 Control)             | 110      |
| IEC0 (Interrupt Enable Control 0)            |          |
| IEC1 (Interrupt Enable Control 1)            |          |
| IEC4 (Interrupt Enable Control 4)            | 60       |
| IESO (Interrupt Elao Status 0)               |          |
| IES1 (Interrupt Flag Status 1)               | 04<br>6F |
|                                              |          |

| IFS4 (Interrupt Flag Status 4) 66            |
|----------------------------------------------|
| INTCON1 (Interrupt Control 1)                |
| INTTREG (Interrupt Control and Status)       |
| IPC0 (Interrupt Priority Control 0)70        |
| IPC1 (Interrupt Priority Control 1)71        |
| IPC16 (Interrupt Priority Control 16)77      |
| IPC18 (Interrupt Priority Control 18)78      |
| IPC19 (Interrupt Priority Control 19)78      |
| IPC2 (Interrupt Priority Control 2)          |
| IPC3 (Interrupt Priority Control 3)73        |
| IPC4 (Interrupt Priority Control 4)74        |
| IPC5 (Interrupt Priority Control 5)          |
| IPC7 (Interrupt Priority Control 7)76        |
| NVMCON (Flash Memory Control) 45             |
| OC1CON (Output Compare 1 Control) 115        |
| OSCCON (Oscillator Control) 83               |
| OSCTUN (FRC Oscillator Tune) 86              |
| PADCFG1 (Pad Configuration Control) 116, 132 |
| RCON (Reset Control) 52                      |
| REFOCON (Reference Oscillator Control) 89    |
| SPI1CON1 (SPI1 Control 1) 122                |
| SPI1CON2 (SPI1 Control 2) 123                |
| SPI1STAT (SPI1 Status and Control) 120       |
| SR (ALU STATUS) 22, 60                       |
| T1CON (Timer1 Control) 102                   |
| T2CON (Timer2 Control) 106                   |
| T3CON (Timer3 Control) 107                   |
| U1MODE (UART1 Mode) 136                      |
| U1RXREG (UART1 Receive)140                   |
| U1STA (UART1 Status and Control) 138         |
| U1TXREG (UART1 Transmit) 140                 |
| Resets                                       |
| Clock Source Selection53                     |
| Delay Times 54                               |
| Device Times 54                              |
| RCON Flags Operation53                       |
| SFR States                                   |
| Revision History                             |
| S                                            |
| Selective Peripheral Power Control           |
| Serial Peripheral Interface. See SPI.        |

### т

| •                        |     |
|--------------------------|-----|
| Timer1                   | 101 |
| Timer2/3                 | 103 |
| Timing Diagrams          |     |
| CLKO and I/O             | 200 |
| External Clock           | 198 |
| Timing Requirements      |     |
| CLKO and I/O             | 200 |
| External Clock           | 198 |
| PLL Clock Specifications | 199 |