

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, SCI, SPI
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN-EP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08ll16cgtr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Freescale Semiconductor**

Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

# MC9S08LL16 Series

# Covers: MC9S08LL16 and MC9S08LL8

#### Features

- 8-Bit HCS08 Central Processor Unit (CPU)
  - Up to 20-MHz CPU at 3.6V to 1.8V across temperature range of -40°C to 85°C
  - HC08 instruction set with added BGND instruction
  - Support for up to 32 interrupt/reset sources
- On-Chip Memory
  - Dual Array FLASH read/program/erase over full operating voltage and temperature
  - Random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and FLASH contents
- · Power-Saving Modes
  - Two low power stop modes
  - Reduced power wait mode
  - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
  - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents.
  - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
  - 6 usec typical wake up time from stop3 mode
- · Clock Source Options
  - Oscillator (XOSC) Loop-control Pierce oscillator; Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1MHz to 10 MHz.
- · System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
  - Low-Voltage Warning with interrupt
  - Low-Voltage Detection with reset or interrupt
  - Illegal opcode and illegal address detection with reset
  - Flash block protection
- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)




64-LQFP Case 840F



Document Number: MC9S08LL16

48-LQFP Case 932

Rev. 7, 1/2013



- On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints
- · Peripherals
  - LCD 4x28 or 8x24 LCD driver with internal charge pump and option to provide an internally regulated LCD reference that can be trimmed for contrast control.
  - **ADC** 8-channel, 12-bit resolution; 2.5 µs conversion time; automatic compare function; temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6V to 1.8V
  - **ACMP** Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
  - SCI Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
  - **SPI** Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
  - **IIC** IIC with up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10-bit addressing
  - **TPMx** Two 2-channel (TPM1 and TPM2); Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel;
  - **TOD** (Time Of Day) 8-bit quarter second counter with match register; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components.
- Input/Output
  - 38 GPIOs, 2 output-only pins
  - 8 KBI interrupts with selectable polarity
  - Hysteresis and configurable pull up device on all input pins; Configurable slew rate and drive strength on all output pins.
- Package Options
- 64-LQFP, 48-LQFP and 48-QFN



# **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

### Reference Manual (MC9S08LL16RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

MC9S08LL16 Series MCU Data Sheet, Rev. 7



#### **Devices in the MC9S08LL16 Series**





Figure 1. MC9S08LL16 Series Block Diagram





Note: V<sub>REFH</sub>/V<sub>REFL</sub> are internally connected to V<sub>DDA</sub>/V<sub>SSA</sub>

Figure 3. MC9S08LL16 Series in 48-Pin QFN/LQFP Packages



#### **Table 3. Parameter Classifications**

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 3.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	$-0.3$ to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	± 25	mA
Storage temperature range	T <sub>stg</sub>	-55 to 150	°C

**Table 4. Absolute Maximum Ratings** 

MC9S08LL16 Series MCU Data Sheet, Rev. 7

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $<sup>^2</sup>$  All functional non-supply pins, except for PTB2 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 3-1 and Equation 3-2 iteratively for any value of  $T_A$ .

# 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body Model	Storage capacitance	С	100	pF
	Number of pulses per pin	_	3	
Charge	Series resistance	R1	0	Ω
Device	Storage capacitance	С	200	pF
Model	Number of pulses per pin	_	3	
Latch-up	Minimum input voltage limit		-2.5	V
Laich-up	Maximum input voltage limit		7.5	V

Table 6. ESD and Latch-up Test Conditions

Table 7. ESD and Latch-Up Protection Characteristics


No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	±2000	_	V
2	Charge device model (CDM)	V <sub>CDM</sub>	±500	_	V
3	Latch-up current at T <sub>A</sub> = 85°C	I <sub>LAT</sub>	±100	_	mA


Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

12 Freescale Semiconductor

MC9S08LL16 Series MCU Data Sheet, Rev. 7







Typical VOL vs VDD
Low Drive (PTxDSN = 0) - Non LCD Pins






Figure 6. Typical Low-Side Driver (Sink) Characteristics (Non-LCD pins) — Low Drive (PTxDSn = 0)







Typical VDD - VOH vs VDD at Spec IOH Low Drive (PTxDSN = 0) - Non LCD Pins





Figure 8. Typical High-Side (Source) Characteristics (Non-LCD Pins) — Low Drive (PTxDSn = 0)

MC9S08LL16 Series MCU Data Sheet, Rev. 7



### VOL VS IOL at VDD = 3.0V High Drive (PTxDSN = 1) - LCD/GPIO pins



### TYPICAL VOL VS VDD High Drive (PTxDSN = 1) - LCD/GPIO pins





Figure 11. Typical Low-Side Driver (Sink) Characteristics(LCD/GPIO Pins) — High Drive (PTxDSn = 1)

MC9S08LL16 Series MCU Data Sheet, Rev. 7



VDD - VOH VS IOH at VDD = 3.0V High Drive (PTxDSN = 1) - LCD/GPIO pins



VOH - VDD VS VDD at SPEC IOH High Drive (PTxDSN = 1) - LCD Pins




Figure 13. Typical High-Side (Source) Characteristics(LCD/GPIO pins) — High Drive (PTxDSn = 1)

MC9S08LL16 Series MCU Data Sheet, Rev. 7



**Table 9. Supply Current Characteristics (continued)** 

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)
10	С	Application Stop3 mode supply current <sup>2</sup>	ApS3I <sub>DD</sub>	n/a	3	6.1	_	μА	25 °C
11	С	Application Stop3 mode supply current <sup>2</sup>	ApS3I <sub>DD</sub>	n/a	3	7.5	_	μА	50 °C

<sup>&</sup>lt;sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested.

**Table 10. Stop Mode Adders** 

Num	_	C Parameter Condition		)	Units			
Num	Nulli   0	Farameter	Condition	-40	25	70	85	Office
1	Т	LPO		100	100	150	175	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	250	360	400	460	nA
3	Т	IREFSTEN <sup>1</sup>		63	70	77	81	μА
4	Т	TOD	Does not include clock source current	50	50	75	100	nA
5	Т	LVD <sup>1</sup>	LVDSE = 1	110	110	112	115	μА
6	Т	ACMP <sup>1</sup>	Not using the bandgap (BGBE = 0)	12	12	20	23	μА
7	Т	ADC <sup>1</sup>	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	95	101	120	μА
8	Т	LCD	VIREG enabled for Contrast control, 1/8 Duty cycle, 8x24 configuration for driving 192 Segments, 32Hz frame rate, No LCD glass connected.	1	1	4.2	12	μА

<sup>&</sup>lt;sup>1</sup> Not available in stop2 mode.

<sup>&</sup>lt;sup>2</sup> 32 kHz crystal enabled in low power mode. TOD module enabled. V<sub>IREG</sub> enabled for 3 V LCD glass 500pf 8x24 LCD glass at 32 Hz frame rate with LCD Charge pump clock set to low setting and every other segment "on."



Table 10 ICC Francisco	Considerations	/Tamanawatuwa Da	10 0	E0C Ambiant\	/b =
Table 12. ICS Frequency	Specifications	i remberature Ra	ange = -40 to 8	5°C Ambienti	(continuea)

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
9	С	Total deviation from trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	Δf <sub>dco_t</sub>	_	±0.5	±1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>2</sup>	t <sub>Acquire</sub>	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) $^{\rm 3}$	C <sub>Jitter</sub>		0.02	0.2	%f <sub>dco</sub>

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

### Deviation of DCO Output from Trimmed Frequency




Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

<sup>&</sup>lt;sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in the crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



## 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

# 3.10.1 Control Timing

**Table 13. Control Timing** 

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	D	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	dc	_	10	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700	_	1300	μS
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	_	_	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	_	_	μS
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_		ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_	_	ns
9	С	Port rise and fall time — Non-LCD Pins  Low output drive (PTxDS = 0) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0)  Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		16 23		ns
9		Port rise and fall time — Non-LCD Pins  High output drive (PTxDS = 1) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0)  Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		5 9	_ _	ns
10	С	Voltage Regulator Recovery time	t <sub>VRR</sub>	_	6	10	us

Typical values are based on characterization data at V<sub>DD</sub> = 3.0 V, 25 °C unless otherwise stated.

<sup>&</sup>lt;sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.


 $<sup>^3</sup>$  To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .

<sup>&</sup>lt;sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

 $<sup>^5</sup>$  Timing is shown with respect to 20%  $\rm V_{DD}$  and 80%  $\rm V_{DD}$  levels. Temperature range –40 °C to 85 °C.

<sup>&</sup>lt;sup>6</sup> Except for LCD pins in Open Drain mode.








Figure 18. IRQ/KBIPx Timing

## 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

**Table 14. TP Input Timing** 

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>




Figure 19. Timer External Clock






Figure 20. Timer Input Capture Pulse

# 3.10.3 SPI Timing

Table 15 and Figure 21 through Figure 24 describe the timing requirements for the SPI system.

**Table 15. SPI Timing** 


No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f <sub>op</sub>	f <sub>Bus</sub> /2048 0	f <sub>Bus</sub> /2 f <sub>Bus</sub> /4	Hz
1	D	SPSCK period Master Slave	t <sub>SPSCK</sub>	2 4	2048 —	t <sub>cyc</sub> t <sub>cyc</sub>
2	D	Enable lead time Master Slave	t <sub>Lead</sub>	1/2 1	11	t <sub>SPSCK</sub>
3	D	Enable lag time Master Slave	t <sub>Lag</sub>	1/2 1		t <sub>SPSCK</sub> t <sub>cyc</sub>
4	D	Clock (SPSCK) high or low time Master Slave	twspsck	t <sub>cyc</sub> - 30 t <sub>cyc</sub> - 30	1024 t <sub>cyc</sub>	ns ns
5	D	Data setup time (inputs)  Master  Slave	t <sub>SU</sub>	15 15		ns ns
6	D	Data hold time (inputs)  Master Slave	t <sub>HI</sub>	0 25	_	ns ns
7	D	Slave access time	t <sub>a</sub>	_	1	t <sub>cyc</sub>
8	D	Slave MISO disable time	t <sub>dis</sub>	_	1	t <sub>cyc</sub>
9	D	Data valid (after SPSCK edge) Master Slave	t <sub>v</sub>		25 25	ns ns

33



**Table 15. SPI Timing (continued)** 

No.	С	Function	Symbol	Min	Max	Unit
10	D	Data hold time (outputs)  Master Slave	t <sub>HO</sub>	0		ns ns
(1)	D	Rise time Input Output	t <sub>RI</sub> t <sub>RO</sub>	_	t <sub>cyc</sub> – 25 25	ns ns
12)	D	Fall time Input Output	t <sub>FI</sub>	_	t <sub>cyc</sub> – 25 25	ns ns




### NOTES:

- 1. SS output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 21. SPI Master Timing (CPHA = 0)






#### NOTES:

- 1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 22. SPI Master Timing (CPHA =1)



1. Not defined but normally MSB of character just received.

Figure 23. SPI Slave Timing (CPHA = 0)



Table 18. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Т		12-bit mode	E <sub>ZS</sub>	_	±1.5	±2.5	LSB <sup>2</sup>	
Р	Zero-Scale Error	10-bit mode		_	±0.5	±1.5		$V_{ADIN} = V_{SSA}$
Т		8-bit mode		_	±0.5	±0.5		
Т	Full-Scale	12-bit mode	E <sub>FS</sub>	_	±1	-3.5 to 1.0	LSB <sup>2</sup>	$V_{ADIN} = V_{DDA}$
Р	Error	10-bit mode		_	±0.5	±1		
Т		8-bit mode		_	±0.5	±0.5		
	Quantization Error	12-bit mode	EQ	_	-1 to 0	_	LSB <sup>2</sup>	
D		10-bit mode		_	_	±0.5		
		8-bit mode		_	_	±0.5		
	Input Leakage Error	12-bit mode	E <sub>IL</sub>	_	±2	_	LSB <sup>2</sup>	Padleakage <sup>4</sup> * R <sub>AS</sub>
D		10-bit mode		_	±0.2	±4		
		8-bit mode		_	±0.1	±1.2		
D	Temp Sensor Slope	–40 °C to 25 °C	m	_	1.646	_	mV/°C	
0		25 °C to 85 °C		_	1.769	_		
D	Temp Sensor Voltage	25 °C	V <sub>TEMP25</sub>	_	701.2	_	mV	

Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

LSB = (V<sub>REFH</sub> - V<sub>REFL</sub>)/2<sup>N</sup>
 Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

<sup>&</sup>lt;sup>4</sup> Based on input pad leakage current. Refer to pad electricals.



**Table 20. Flash Characteristics** 

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase -40°C to 85°C	V <sub>prog/erase</sub>	1.8		3.6	V
D	Supply voltage for read operation	V <sub>Read</sub>	1.8		3.6	V
D	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150		200	kHz
D	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μS
Р	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
Р	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>	4		t <sub>Fcyc</sub>	
Р	Page erase time <sup>2</sup>	t <sub>Page</sub>	4000			t <sub>Fcyc</sub>
Р	Mass erase time <sup>2</sup>	t <sub>Mass</sub>	20,000			t <sub>Fcyc</sub>
D	Byte program current <sup>3</sup>	RI <sub>DDBP</sub>		4	_	mA
D	Page erase current <sup>3</sup>	RI <sub>DDPE</sub>		6	_	mA
С	Program/erase endurance <sup>4</sup> $T_L$ to $T_H = -40$ °C to + 85°C $T = 25$ °C		10,000	— 100,000	_ _	cycles
С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	-	years

The frequency of this clock is controlled by a software setting.

### 3.15 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 3.15.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>&</sup>lt;sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 3.0 \text{ V}$ , bus frequency = 4.0 MHz.

Typical endurance for FLASH was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.

<sup>&</sup>lt;sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.* 



## **Package Information and Mechanical Drawings**

## **Table 22. Package Descriptions**

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W
48	Low Quad Flat Package	LQFP	LF	932	98ASH00962A
48	Quad Flat No-Leads	QFN	GT	1314	98ARH99048A