E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, SCI, SPI
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08ll16clhr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Part Number	Package Description	Original (gold wire) package document number	Current (copper wire) package document number
MC68HC908JW32	48 QFN	98ARH99048A	98ASA00466D
MC9S08AC16			
MC9S908AC60			
MC9S08AC128			
MC9S08AW60			
MC9S08GB60A			
MC9S08GT16A			
MC9S08JM16			
MC9S08JM60			
MC9S08LL16			
MC9S08QE128			
MC9S08QE32			
MC9S08RG60			
MCF51CN128			
MC9RS08LA8	48 QFN	98ARL10606D	98ASA00466D
MC9S08GT16A	32 QFN	98ARH99035A	98ASA00473D
MC9S908QE32	32 QFN	98ARE10566D	98ASA00473D
MC9S908QE8	32 QFN	98ASA00071D	98ASA00736D
MC9S08JS16	24 QFN	98ARL10608D	98ASA00734D
MC9S08QB8			
MC9S08QG8	24 QFN	98ARL10605D	98ASA00474D
MC9S08SH8	24 QFN	98ARE10714D	98ASA00474D
MC9RS08KB12	24 QFN	98ASA00087D	98ASA00602D
MC9S08QG8	16 QFN	98ARE10614D	98ASA00671D
MC9RS08KB12	8 DFN	98ARL10557D	98ASA00672D
MC9S08QG8	1		
MC9RS08KA2	6 DFN	98ARL10602D	98ASA00735D

Freescale Semiconductor

Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

MC9S08LL16 Series Covers: MC9S08LL16 and MC9S08LL8

Features

- 8-Bit HCS08 Central Processor Unit (CPU)
 - Up to 20-MHz CPU at 3.6V to 1.8V across temperature range of -40°C to 85°C
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- On-Chip Memory
 - Dual Array FLASH read/program/erase over full operating voltage and temperature
 - Random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and FLASH contents
- Power-Saving Modes
 - Two low power stop modes
 - Reduced power wait mode
 - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents.
 - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
 - 6 usec typical wake up time from stop3 mode
- Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator; Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1MHz to 10 MHz.
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
 - Low-Voltage Warning with interrupt
 - Low-Voltage Detection with reset or interrupt
 - Illegal opcode and illegal address detection with reset
- Flash block protection
- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)

Document Number: MC9S08LL16 Rev. 7, 1/2013



- On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints
- Peripherals
 - LCD 4x28 or 8x24 LCD driver with internal charge pump and option to provide an internally regulated LCD reference that can be trimmed for contrast control.
 - ADC 8-channel, 12-bit resolution; 2.5 µs conversion time; automatic compare function; temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6V to 1.8V
 - ACMP Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
 - SCI Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
 - SPI— Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
 - IIC IIC with up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10-bit addressing
 - TPMx Two 2-channel (TPM1 and TPM2); Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel;
 - TOD— (Time Of Day) 8-bit quarter second counter with match register; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components.
- Input/Output
 - 38 GPIOs, 2 output-only pins
 - 8 KBI interrupts with selectable polarity
 - Hysteresis and configurable pull up device on all input pins; Configurable slew rate and drive strength on all output pins.
- Package Options
 - 64-LQFP, 48-LQFP and 48-QFN



Devices in the MC9S08LL16 Series



Figure 1. MC9S08LL16 Series Block Diagram



Pin Assignments

2 Pin Assignments

This section shows the pin assignments for the MC9S08LL16 series devices.



Note: V_{REFH}/V_{REFL} are internally connected to V_{DDA}/V_{SSA} .

Figure 2. MC9S08LL16 Series in 64-pin LQFP Package



Pin Assignments

		< Lowest Priority > Highest							
64	48	Port Pin	Alt 1	Alt 2	Alt3	Alt4			
1	47	PTE1	LCD9						
2	48	PTE0	LCD8						
3	1	PTD7	LCD7						
4	2	PTD6	LCD6						
5	3	PTD5	LCD5						
6	4	PTD4	LCD4						
7	5	PTD3	LCD3						
8	6	PTD2	LCD2						
9	7	PTD1	LCD1						
10	8	PTD0	LCD0						
11	9		V _{cap1}						
12	10		V _{cap2}						
13	11		V _{LL1}						
14	12		V _{LL2}						
15	13		V _{LL3}						
16	_		V _{LCD}						
17	14	PTA6	KBIP6	ADP6	ACMP+				
18	15	PTA7	KBIP7	ADP7	ACMP-				
10	10				V _{SSA}				
19	10				V _{REFL}				
00	17				V _{REFH}				
20	17				V _{DDA}				
21	18	PTB0		EXTAL					
22	19	PTB1		XTAL					
23	20				V _{DD}				
24	21				V _{SS}				
25	22	PTB2	RESET						
26		PTB3							
27	_	PTB4	—	MISO	SDA				
28	—	PTB5	—	MOSI	SCL				
29	_	PTB6	—	SPSCK					
30	_	PTB7	—	SS					
31	23	PTC0		RxD					
32	24	PTC1		TxD					
33	25	PTC2		TPM1CH0					
34	26	PTC3		TPM1CH1					
35	—	PTC4		TPM2CH0					
36	—	PTC5		TPM2CH1					
37	27	PTC6	ACMPO	BKGD	MS				
38	28	PTC7		IRQ	TCLK				
39	29	PTA0	KBIP0	—	SS	ADP0			

Table 2. Pin Availability by Package Pin-Count



Num	С	0	Characteristic	Symbol	Condition	Min	Typ ¹	Max	Unit
			all input only pins except for		$V_{In} = V_{DD}$	_	0.025	1	μA
11	Р	Input leakage	eakage	_{In}	$V_{In} = V_{SS}$	—	0.025	1	μA
		current	LCD only pins (LCD 16-29)		$V_{In} = V_{DD}$		100	150	μA
					$V_{In} = V_{SS}$		0.025	1	μA
12	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	I _{OZ}	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	0.025	1	μA
13	Ρ	Total leakage current ³	Total leakage current for all pins	ll _{InT} l	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	—	2	μA
14	Ρ	P Pullup, pulldown	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7]	R _{PU,}		17.5	_	52.5	kQ
14 P	Ρ	resistors when enabled	PTA[4:5], PTD[0:7], PTE[0:7]	R _{PD}		17.5		69.5	
		DC injection current ^{4, 5, 6}	Single pin limit	I _{IC}		-0.2	—	0.2	mA
15	D		Total MCU limit, includes sum of all stressed pins		$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	_	5	mA
16	С	Input capacitar	nce, all pins	C _{In}		_		8	pF
17	С	RAM retention	voltage	V _{RAM}		_	0.6	1.0	V
18	С	POR re-arm vo	bltage ⁷	V _{POR}		0.9	1.4	2.0	V
19	D	POR re-arm tir	ne	t _{POR}		10	—	_	μS
20	Ρ	Low-voltage de	etection threshold	V_{LVD}	V _{DD} falling V _{DD} rising	1.80 1.88	1.84 1.92	1.88 1.96	V
21	Ρ	Low-voltage wa	arning threshold	V _{LVW}	V _{DD} falling V _{DD} rising	2.08	2.14	2.2	V
22	Ρ	Low-voltage inl	nibit reset/recover hysteresis	V _{hys}			80	_	mV
23	Ρ	Bandgap volta	ge reference ⁸	V _{BG}		1.15	1.17	1.18	V

Table 8. DC Characteristics (continued)

¹ Typical values are measured at 25 °C. Characterized, not tested

² All I/O pins except for LCD pins in open drain mode.

³ Total leakage current is the sum value for all GPIO pins. This leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA.

 4 All functional non-supply pins, except for PTB2 are internally clamped to V_{SS} and V_{DD}.

⁵ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁶ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁷ POR will occur below the minimum voltage.

 $^8\,$ Factory trimmed at V_DD = 3.0 V, Temp = 25 °C.





PULLUP RESISTOR TYPICALS - Non LCD Pins

PULLDOWN RESISTOR TYPICALS - Non LCD Pins



Figure 4. Non-LCD pins I/O Pullup and Pulldown Typical Resistor Values (V_{DD} = 3.0 V)





Typical VOL vs IOL at VDD = 3V Low Drive (PTxDSN = 0) - Non LCD Pins

Typical VOL vs VDD Low Drive (PTxDSN = 0) - Non LCD Pins









Typical VOL vs IOL at VDD = 3V High Drive (PTxDSN = 1) - Non LCD Pins

Typical VOL ∨s VDD High Drive (PTxDSN = 1) - Non LCD Pins









TYPICAL VOL VS IOL at VDD = 3.0V

TYPICAL VOL VS VDD Low Drive (PTxDSN = 0) - LCD/GPIO pins



Figure 10. Typical Low-Side Driver (Sink) Characteristics (LCD/GPIO Pins) — Low Drive (PTxDSn = 0)



1.20 85°C 70°C 1.00 50°C ·25°C 0.80 - -40°C VOL (V) 0.60 0.40 0.20 0.00 5.0 0.0 10.0 15.0 20.0 IOL (mA)

VOL VS IOL at VDD = 3.0V High Drive (PTxDSN = 1) - LCD/GPIO pins

TYPICAL VOL VS VDD High Drive (PTxDSN = 1) - LCD/GPIO pins



Figure 11. Typical Low-Side Driver (Sink) Characteristics(LCD/GPIO Pins) — High Drive (PTxDSn = 1)





VDD - VOH VS IOH at VDD = 3.0V Low Drive (PTxDSN = 0) - LCD/GPIO pins

TYPICAL VDD - VOH VS VDD at SPEC IOH Low Drive (PTxDSN = 0) - LCD Pins







3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	с	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Мах	Unit	Temp (°C)
1	Р	Run supply current	Blas	8 MHz		4.2	5.7	mA	-40 to 85 °C
1	Т	FEI mode, all modules on	DD	1 MHz	3	1	1.52		-401005 0
2	Т	Run supply current	Blas	10 MHz		3.60	_	mΔ	-40 to 85 °C
	Т	FEI mode, all modules off	סטייי	1 MHz	3	0.50	—	110.	+0100000
3	Т	Run supply current	Blaa	16 kHz FBILP	3	165	—		-40 to 85 °C
	Т	LPRS=0, all modules off	1 100	16 kHz FBELP	0	105	—	μ	
Т	т	Run supply current	RI	16 kHz FBILP	3	77	_		-40 to 85 °C
4	т	from Flash	INDD	16 kHz FBELP		21	_	μΑ	-40 10 85 0
5	т	Run supply current	DI	16 kHz FBILP	2	77	_		–40 to 85 °C
5	т	from RAM	DD	16 kHz FBELP	5	7.3	—	μυτ	
6	Р	Wait mode supply current FEI mode, all modules off	\\/I	8 MHz	3	1.4	3.5	mA	–40 to 85 °C
0	С		UUUU	1 MHz		0.8	1.15		-40 10 85 0
7	т	Wait mode supply current LPRS = 1, all modules off	WI _{DD}	16 kHz FBELP	3	1.3	—	μA	–40 to 85 °C
						350	930		–40 to 25 °C
	Р			n/a	3	1000	_		50 °C
				174	0	2500	4000		70 °C
8		Stop2 mode supply current	S2I _{DD}			5100	—	nA	85 °C
						250	—		–40 to 25 °C
	С			n/a	2	2000	—		70 °C
						4000	—		85 °C
						400	1030		–40 to 25 °C
	Р			n/a	3	1300	—		50 °C
		Stop3 mode supply current				4000	6000		70 °C
9		No clocks active	S3I _{DD}			8000	—	nA	85 °C
						350	—		–40 to 25 °C
	С			n/a	2	3000	—		70 °C
						6000	—		85 °C

Table 9. Supply Current Characteristics



Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
9	с	Total deviation from trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	Δf_{dco_t}	_	±0.5	±1	%f _{dco}
10	С	FLL acquisition time ²	t _{Acquire}	_	_	1	ms
11	с	Long term jitter of DCO output clock (averaged over 2-ms interval) ³	C _{Jitter}	_	0.02	0.2	%f _{dco}

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

³ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in the crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.



Deviation of DCO Output from Trimmed Frequency

Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)





Figure 20. Timer Input Capture Pulse

3.10.3 SPI Timing

Table 15 and Figure 21 through Figure 24 describe the timing requirements for the SPI system.

Table 15. SPI Timing

No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK} t _{сус}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1		t _{SPSCK} t _{cyc}
4	D	Clock (SPSCK) high or low time Master Slave	t _{wspsck}	t _{cyc} – 30 t _{cyc} – 30	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	_	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	—	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v		25 25	ns ns



No.	С	Function	Symbol	Min	Max	Unit
(10)	D	Data hold time (outputs) Master Slave	t _{HO}	0 0	_	ns ns
(11)	D	Rise time Input Output	t _{RI} t _{RO}		t _{cyc} – 25 25	ns ns
(12)	D	Fall time Input Output	t _{FI} t _{FO}		t _{cyc} – 25 25	ns ns

Table 15. SPI Timing (continued)



NOTES:

1. SS output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





Electrical Characteristics

С	Characteristic	Conditions	Symb	Min	Typ ¹	Мах	Unit	Comment
т	Supply Current ADLPC=1 ADLSMP=1 ADCO=1		I _{DDA}	_	120	_	μΑ	
т	Supply Current ADLPC=1 ADLSMP=0 ADCO=1		I _{DDA}	_	200	_	μΑ	
Т	Supply Current ADLPC=0 ADLSMP=1 ADCO=1		I _{DDA}	_	290	_	μA	
Р	Supply Current ADLPC=0 ADLSMP=0 ADCO=1		I _{DDA}	_	0.53	1	mA	
Р	ADC	High Speed (ADLPC=0)	f _{ADACK}	2	3.3	5		t _{ADACK} = 1/f _{ADACK}
С	Clock Source	Low Power (ADLPC=1)		1.25	2	3.3		
Р	Conversion	Short Sample (ADLSMP=0)	t _{ADC}	—	20	_	ADCK	See ADC chapter in the LL16
С	Time (Including sample time)	Long Sample (ADLSMP=1)		_	40	—	cycles	
Р		Short Sample (ADLSMP=0)		—	3.5	_	ADCK	Reference Manual for
С	Sample Time	Long Sample (ADLSMP=1)	t _{ADS}	_	23.5	_	cycles	conversion time variances
Т		12-bit mode, 3.6>VDDA>2.7V		_	-1 to 3	–2.5 to 5.5		
	Total Unadjusted	12-bit mode, 2.7>VDDA>1.8V	E _{TUE}	_	-1 to 3	–3.0 to 6.0	LSB ²	Includes guantization
Р	Error	10-bit mode			±1	±2.5		
Т		8-bit mode		—	±0.5	±1.0		
Т	Differential	12-bit mode		_	±1	-1.5 to 2.0		
Р	P Non-Linearity	10-bit mode ³	DNL	_	±0.5	±1.0	LSB ²	
Т		8-bit mode ³			±0.3	±0.5		
т	Integral	12-bit mode			±1.5	–2.5 to 1.0		
Р	Non-Linearity	10-bit mode	INL		±0.5	±1.0	LSB [∠]	
т		8-bit mode			±0.3	±0.5		



LCD Specifications 3.13

С	Characteristic	Symbol	Min	Тур	Max	Unit
D	LCD Supply Voltage	V _{LCD}	0.9	1.5	1.8	V
D	LCD Frame Frequency	f _{Frame}	28	30	58	Hz
D	LCD Charge Pump Capacitance	C _{LCD}		100	100	nF
D	LCD Bypass Capacitance	C _{BYLCD}		100	100	nF
D	LCD Glass Capacitance	C _{glass}		2000	8000	pF
D	V _{IREG} HRefSel = 0	V _{IREG}	.89	1.00	1.15	V
	HRefSel = 1		1.49	1.67	1.85 ¹	v
D	V _{IREG} TRIM Resolution	Δ_{RTRIM}	1.5			%
						VIREG
D	V _{IREG} Ripple HRefSel = 0				0.1	V
	HRefSel = 1				0.15	v
D	V _{LCD} Buffered Adder ²	I _{Buff}		1		μA

Table 19. LCD Electricals, 3 V Glass

 $\frac{1}{V_{IREG}}$ Max can not exceed V_{DD} - 0.15 V 2 VSUPPLY = 10, BYPASS = 0

3.14 **Flash Specifications**

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.



Package Information and Mechanical Drawings

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008-2013. All rights reserved.

MC9S08LL16 Rev. 7 1/2013