

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	10KB (10K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN-EP (7x7)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08ll8cgt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Part Number	Package Description	Original (gold wire) package document number	Current (copper wire) package document number
MC68HC908JW32	48 QFN	98ARH99048A	98ASA00466D
MC9S08AC16			
MC9S908AC60			
MC9S08AC128			
MC9S08AW60			
MC9S08GB60A			
MC9S08GT16A			
MC9S08JM16			
MC9S08JM60			
MC9S08LL16			
MC9S08QE128			
MC9S08QE32			
MC9S08RG60			
MCF51CN128			
MC9RS08LA8	48 QFN	98ARL10606D	98ASA00466D
MC9S08GT16A	32 QFN	98ARH99035A	98ASA00473D
MC9S908QE32	32 QFN	98ARE10566D	98ASA00473D
MC9S908QE8	32 QFN	98ASA00071D	98ASA00736D
MC9S08JS16	24 QFN	98ARL10608D	98ASA00734D
MC9S08QB8			
MC9S08QG8	24 QFN	98ARL10605D	98ASA00474D
MC9S08SH8	24 QFN	98ARE10714D	98ASA00474D
MC9RS08KB12	24 QFN	98ASA00087D	98ASA00602D
MC9S08QG8	16 QFN	98ARE10614D	98ASA00671D
MC9RS08KB12	8 DFN	98ARL10557D	98ASA00672D
MC9S08QG8	1		
MC9RS08KA2	6 DFN	98ARL10602D	98ASA00735D

Freescale Semiconductor

Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

MC9S08LL16 Series Covers: MC9S08LL16 and MC9S08LL8

Features

- 8-Bit HCS08 Central Processor Unit (CPU)
 - Up to 20-MHz CPU at 3.6V to 1.8V across temperature range of -40°C to 85°C
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- On-Chip Memory
 - Dual Array FLASH read/program/erase over full operating voltage and temperature
 - Random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and FLASH contents
- Power-Saving Modes
 - Two low power stop modes
 - Reduced power wait mode
 - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents.
 - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
 - 6 usec typical wake up time from stop3 mode
- Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator; Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1MHz to 10 MHz.
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
 - Low-Voltage Warning with interrupt
 - Low-Voltage Detection with reset or interrupt
 - Illegal opcode and illegal address detection with reset
- Flash block protection
- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)

Document Number: MC9S08LL16 Rev. 7, 1/2013



- On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints
- Peripherals
 - LCD 4x28 or 8x24 LCD driver with internal charge pump and option to provide an internally regulated LCD reference that can be trimmed for contrast control.
 - ADC 8-channel, 12-bit resolution; 2.5 µs conversion time; automatic compare function; temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6V to 1.8V
 - ACMP Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
 - SCI Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
 - SPI— Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
 - IIC IIC with up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10-bit addressing
 - TPMx Two 2-channel (TPM1 and TPM2); Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel;
 - TOD— (Time Of Day) 8-bit quarter second counter with match register; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components.
- Input/Output
 - 38 GPIOs, 2 output-only pins
 - 8 KBI interrupts with selectable polarity
 - Hysteresis and configurable pull up device on all input pins; Configurable slew rate and drive strength on all output pins.
- Package Options
 - 64-LQFP, 48-LQFP and 48-QFN



Table of Contents

1	Devi	ces in the MC9S08LL16 Series 4
2	Pin /	Assignments
3	Elec	trical Characteristics
	3.1	Introduction
	3.2	Parameter Classification 9
	3.3	Absolute Maximum Ratings 10
	3.4	Thermal Characteristics
	3.5	ESD Protection and Latch-Up Immunity 12
	3.6	DC Characteristics
	3.7	Supply Current Characteristics 25
	3.8	External Oscillator (XOSCVLP) Characteristics 27
	3.9	Internal Clock Source (ICS) Characteristics 28

3.10 AC Characteristics
3.10.1 Control Timing
3.10.2TPM Module Timing
3.10.3SPI Timing
3.11 Analog Comparator (ACMP) Electricals35
3.12 ADC Characteristics
3.13 LCD Specifications
3.14 Flash Specifications
3.15 EMC Performance40
3.15.1 Radiated Emissions
Ordering Information
4.1 Device Numbering System

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

4

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
1	9/2008	Initial Release.
2	10/2008	Updated electrical characteristics.
3	01/2009	Corrected 48-Pin QFN/LQFP pinouts for pins 29, 30, 32, and 32 in Figure 3. Extracted Stop Mode Adders from the Supply Current table and created a Separate table for the data (See Table 10). Added missing power consumption parameters in Supply Current Characteristics (Table 9).
4	07/21/2009	Completed all the TBDs. Changed V _{DDAD} to V _{DDA} , V _{SSAD} to V _{SSA} , I _{DDAD} to I _{DDA} . Corrected the data in the Table 8, and added II _{InT} I. Completed the Figure in the Section 3.6, "DC Characteristics." Corrected RI _{DD} in FEI mode with all modules on, WI _{DD} at 8 MHz, FEI mode with all modules off, S2I _{DD} , S3I _{DD} ; added ApS3I _{DD} in the Table 9. Corrected E _{TUE} , DNL, INL, E _{ZS} , E _{FS} , E _Q , and E _{IL} in the Table 18.
5	10/13/2009	Updated R _{PU} /R _{PD} data in the Table 8. Added Figure 5.
6	10/27/2010	Changed the Max. of R_{PU}/R_{PD} at PTA[4:5], PTD[0:77] and PTE[0:7] to 69.5 k Ω in the Table 8.
7	1/23/2013	Updated II _{In} I in the Table 8.



Devices in the MC9S08LL16 Series

1 Devices in the MC9S08LL16 Series

Table 1 summarizes the feature set available in the MC9S08LL16 series of MCUs.

Table 1. MC9S08LL16 Series Features by MCU and Package

MC9S08LL16		MC9S08LL8
64-pin LQFP	48-pin QFN/LQFP	48-pin QFN/LQFP
,16 (Dual 8k	384 (Arrays)	10,240 (8K and 2K arrays)
2080	2080	2080
yes	yes	yes
8-ch	8-ch	8-ch
yes	yes	yes
yes	yes	yes
8	8	8
yes	yes	yes
yes	yes	yes
2-ch	2-ch	2-ch
2-ch	-	-
Yes	Yes	Yes
8x24 4x28	8x16 4x20	8x16 4x20
38	31	31
	MC9S0 64-pin LQFP 16, (Dual 8k 2080 yes 8-ch yes 8-ch yes yes 9 8 9 9 8 9 9 8 2-ch 2-ch 2-ch 2-ch 2-ch 2-ch 2-ch 8 8 2-ch 38	MC9S08LL16 64-pin LQFP 48-pin QFN/LQFP 16,384 (Dual 8K Arrays) 0 2080 2080 yes yes 8-ch 8-ch yes yes Xes Yes Xes 4x20 Xes Xes Xes Xes

¹ I/O does not include two output-only port pins.

The block diagram in Figure 1 shows the structure of the MC9S08LL16 series MCU.



Pin Assignments

2 Pin Assignments

This section shows the pin assignments for the MC9S08LL16 series devices.



Note: V_{REFH}/V_{REFL} are internally connected to V_{DDA}/V_{SSA} .

Figure 2. MC9S08LL16 Series in 64-pin LQFP Package



		< Lowest Priority > Highest				
64	48	Port Pin	Alt 1	Alt 2	Alt3	Alt4
40	30	PTA1	KBIP1	_	SPSCK	ADP1
41	31	PTA2	KBIP2	SDA	MISO	ADP2
42	32	PTA3	KBIP3	SCL	MOSI	ADP3
43	33	PTA4	KBIP4	ADP4	LCD31	
44	34	PTA5	KBIP5	ADP5	LCD30	
45	35		LCD29			
46	36		LCD28			
47	37		LCD27			
48	38		LCD26			
49	39		LCD25			
50	40		LCD24			
51	—		LCD23			
52	—		LCD22			
53	—		LCD21			
54	—		LCD20			
55			LCD19			
56			LCD18			
57			LCD17			
58			LCD16			
59	41	PTE7	LCD15			
60	42	PTE6	LCD14			
61	43	PTE5	LCD13			
62	44	PTE4	LCD12			
63	45	PTE3	LCD11			
64	46	PTE2	LCD10			

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08LL16 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:



Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 3. Parameter Classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to 3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	± 25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

|--|

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 2 All functional non-supply pins, except for PTB2 are internally clamped to V_{SS} and V_{DD}.

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit		
Operating temperature range (packaged)	T _A	T _L to T _H 40 to 85	°C		
Maximum junction temperature	T _{JM}	95	°C		
Thermal resistance Single-layer board					
64-pin LQFP		72			
48-pin QFN	θ_{JA}	84	°C/W		
48-pin LQFP		81			
Thermal resistance Four-layer board					
64-pin LQFP		54			
48-pin QFN	θ_{JA}	30	°C/W		
48-pin LQFP		57			

	Table !	5. TI	hermal	Chara	cteri	stics
--	---------	-------	--------	-------	-------	-------

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 3-1

where:

 T_A = Ambient temperature, °C θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W $P_D = P_{int} + P_{I/O}$ $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 3-2

Solving Equation 3-1 and Equation 3-2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad \qquad Eqn. 3-3$$

MC9S08LL16 Series MCU Data Sheet, Rev. 7



where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 3-1 and Equation 3-2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body Model	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	
Charge	Series resistance	R1	0	Ω
Device	Storage capacitance	С	200	pF
woder	Number of pulses per pin	—	3	
Lateb up	Minimum input voltage limit		-2.5	V
Laton-up	Maximum input voltage limit		7.5	V

Table 6. ESD and Latch-up Test Conditions

Table 7. ESD and Latch-Up Protection Characteristics

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	—	V
2	Charge device model (CDM)	V _{CDM}	±500	—	V
3	Latch-up current at $T_A = 85^{\circ}C$	I _{LAT}	±100	—	mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.



1.20 85°C 70°C 1.00 50°C ·25°C 0.80 - -40°C VOL (V) 0.60 0.40 0.20 0.00 5.0 0.0 10.0 15.0 20.0 IOL (mA)

VOL VS IOL at VDD = 3.0V High Drive (PTxDSN = 1) - LCD/GPIO pins

TYPICAL VOL VS VDD High Drive (PTxDSN = 1) - LCD/GPIO pins



Figure 11. Typical Low-Side Driver (Sink) Characteristics(LCD/GPIO Pins) — High Drive (PTxDSn = 1)

MC9S08LL16 Series MCU Data Sheet, Rev. 7



3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	с	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Мах	Unit	Temp (°C)		
1	Р	Run supply current	Blas	8 MHz		4.2	5.7	mA	-40 to 85 °C		
	Т	FEI mode, all modules on	טטייי	1 MHz	3	1	1.52		-+0100000		
2	Т	Run supply current	Blas	10 MHz		3.60	_	mΔ	-40 to 85 °C		
	Т	FEI mode, all modules off	סטייי	1 MHz	3	0.50	—	110.	+0100000		
3	Т	Run supply current	Blaa	16 kHz FBILP	3	165	—		-40 to 85 °C		
0	Т	LPRS=0, all modules off	1 100	16 kHz FBELP	U	105	—	μ			
1	т	T Run supply current LPRS=1, all modules off; running RI _{DD} T from Flash	16 kHz FBILP	3	77	_		-40 to 85 °C			
4	т			16 kHz FBELP	3	21	_	μΑ	-40 10 85 0		
5	т	Run supply current	DI	16 kHz FBILP	Q	2	2	77	_		40 to 85 °C
5	т	from RAM	DD	16 kHz FBELP	3	7.3	—	μΑ	-40 10 85 0		
6	Р	Wait mode supply current	\\/I	8 MHz	3	1.4	3.5	m۸	_10 to 85 °C		
0	С	FEI mode, all modules off	VV DD	1 MHz	3	0.8	1.15	IIIA	-40 10 85 0		
7	т	Wait mode supply current LPRS = 1, all modules off	WI _{DD}	16 kHz FBELP	3	1.3	—	μA	–40 to 85 °C		
						350	930		–40 to 25 °C		
	Р			n/a	3	1000	—		50 °C		
				174	0	2500	4000		70 °C		
8		Stop2 mode supply current	S2I _{DD}			5100	—	nA	85 °C		
						250	—		–40 to 25 °C		
	С			n/a	2	2000	—		70 °C		
						4000	—		85 °C		
						400	1030		–40 to 25 °C		
	Р			n/a	3	1300	—		50 °C		
		Stop3 mode supply current No clocks active	S3I _{DD}			4000	6000		70 °C		
9						8000	—	nA	85 °C		
				n/a		350	—		–40 to 25 °C		
	С				2	3000	—		70 °C		
						6000	—		85 °C		

Table 9. Supply Current Characteristics



3.8 External Oscillator (XOSCVLP) Characteristics

Refer to Figure 14 and Figure 15 for crystal or resonator circuits.

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C _{1,} C ₂		See Note ² See Note ³		
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, high gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R _F	—	— 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		 100 0 0 0 0	 10 20	kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high gain High range, low power High range, high gain	^t CSTL ^t CSTH	 	600 400 5 15		ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0	_	20 20	MHz MHz

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² Load capacitors (C_1, C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE=HGO=0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.





Figure 14. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain



Figure 15. Typical Crystal or Resonator Circuit: Low Range/Low Power

3.9 Internal Clock Source (ICS) Characteristics

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	Ρ	Average internal reference frequency — factory trimmed at VDD = 3.6 V and temperature = 25 °C	f _{int_ft}	_	32.768	_	kHz
2	Ρ	Average internal reference frequency - trimmed	f _{int_t}	31.25	—	39.063	kHz
3	Т	Internal reference start-up time	t _{IRST}		—	6	μS
4	Ρ	DCO output frequency range - untrimmed	f _{dco_ut}	12.8	16.8	21.33	MHz
5	Ρ	DCO output frequency range - trimmed	f _{dco_t}	16	—	20	MHz
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco_res_t}$		±0.1	±0.2	%f _{dco}
7	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco_res_t}$		±0.2	±0.4	%f _{dco}
8	С	Total deviation from trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	_	+ 0.5 -1.0	±2	%f _{dco}

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)



Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
9	С	Total deviation from trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	Δf_{dco_t}		±0.5	±1	%f _{dco}
10	С	FLL acquisition time ²	t _{Acquire}	_	_	1	ms
11	с	Long term jitter of DCO output clock (averaged over 2-ms interval) ³	C _{Jitter}	_	0.02	0.2	%f _{dco}

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

³ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in the crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.



Deviation of DCO Output from Trimmed Frequency

Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)





Figure 18. IRQ/KBIPx Timing

3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{ciki}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5		t _{cyc}

Table 14. TP Input Timing



Figure 19. Timer External Clock





Figure 20. Timer Input Capture Pulse

3.10.3 SPI Timing

Table 15 and Figure 21 through Figure 24 describe the timing requirements for the SPI system.

Table 15. SPI Timing

No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK} t _{сус}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1		t _{SPSCK} t _{cyc}
4	D	Clock (SPSCK) high or low time Master Slave	t _{WSPSCK}	t _{cyc} – 30 t _{cyc} – 30	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	_	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	—	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v		25 25	ns ns



С	Characteristic	Conditions	Symb	Min	Typ ¹	Мах	Unit	Comment
Т		12-bit mode			±1.5	±2.5		
Р	Zero-Scale Error	10-bit mode	E _{ZS}		±0.5	±1.5	LSB ²	$V_{ADIN} = V_{SSA}$
Т		8-bit mode		-	±0.5	±0.5		
т	Full-Scale	12-bit mode		_	±1	–3.5 to 1.0		
Р	Error	10-bit mode	E _{FS}	_	±0.5	±1	LSB ²	$V_{ADIN} = V_{DDA}$
Т		8-bit mode		_	±0.5	±0.5		
	Quantization Error	12-bit mode			-1 to 0	—		
D		10-bit mode	EQ		—	±0.5	LSB ²	
		8-bit mode			—	±0.5		
		12-bit mode		_	±2	_		4
D	Input Leakage Error	10-bit mode	E _{IL}		±0.2	±4	LSB ²	Pad leakage ⁴ * R₄s
		8-bit mode		_	±0.1	±1.2		
	Temp Sensor	–40 °C to 25 °C		_	1.646	—	m\//°C	
	Slope	25 °C to 85 °C		_	1.769	—	mv/ C	
D	Temp Sensor Voltage	25 °C	V _{TEMP25}	_	701.2	_	mV	

Table 18. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

¹ Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{\text{REFH}} - V_{\text{REFL}})/2^N$

³ Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.



LCD Specifications 3.13

С	Characteristic	Symbol	Min	Тур	Max	Unit
D	LCD Supply Voltage	V _{LCD}	0.9	1.5	1.8	V
D	LCD Frame Frequency	f _{Frame}	28	30	58	Hz
D	LCD Charge Pump Capacitance	C _{LCD}		100	100	nF
D	LCD Bypass Capacitance	C _{BYLCD}		100	100	nF
D	LCD Glass Capacitance	C _{glass}		2000	8000	pF
D	V _{IREG} HRefSel = 0	V _{IREG}	.89	1.00	1.15	V
	HRefSel = 1		1.49	1.67	1.85 ¹	v
D	V _{IREG} TRIM Resolution	$\Delta_{\rm RTRIM}$	1.5			%
						VIREG
D	V _{IREG} Ripple HRefSel = 0				0.1	V
	HRefSel = 1				0.15	v
D	V _{LCD} Buffered Adder ²	I _{Buff}		1		μA

Table 19. LCD Electricals, 3 V Glass

 $\frac{1}{V_{IREG}}$ Max can not exceed V_{DD} - 0.15 V 2 VSUPPLY = 10, BYPASS = 0

3.14 **Flash Specifications**

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.



The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f _{OSC} /f _{BUS}	Level ¹ (Max)	Unit
Radiated emissions, electric field	V _{RE_TEM}	$V_{DD} = 3.3 V$ $T_A = 25 °C$ package type 64-pin LQFP	0.15 – 50 MHz	32 kHz crystal 10 MHz bus	-7	dBμV
			50 – 150 MHz		-9	
			150 – 500 MHz		-6	
			500 – 1000 MHz		-6	
			IEC Level		Ν	—
			SAE Level		1	_

Table 21. Radiated Emissions, Electric Field

¹ Data based on qualification test results.

4 Ordering Information

This section contains the ordering information and the device numbering system for the MC9S08LL16 Series.

4.1 Device Numbering System

Example of the device numbering system:



5 Package Information and Mechanical Drawings

Table 22 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08LL16 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 22, or
- Open a browser to the Freescale[®] website (http://www.freescale.com), and enter the appropriate document number (from Table 22) in the "Enter Keyword" search box at the top of the page.



Package Information and Mechanical Drawings

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W
48	Low Quad Flat Package	LQFP	LF	932	98ASH00962A
48	Quad Flat No-Leads	QFN	GT	1314	98ARH99048A

Table 22. Package Descriptions