



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	10KB (10K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08ll8clh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Freescale Semiconductor**

Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

# MC9S08LL16 Series

# Covers: MC9S08LL16 and MC9S08LL8

#### Features

- 8-Bit HCS08 Central Processor Unit (CPU)
  - Up to 20-MHz CPU at 3.6V to 1.8V across temperature range of -40°C to 85°C
  - HC08 instruction set with added BGND instruction
  - Support for up to 32 interrupt/reset sources
- On-Chip Memory
  - Dual Array FLASH read/program/erase over full operating voltage and temperature
  - Random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and FLASH contents
- · Power-Saving Modes
  - Two low power stop modes
  - Reduced power wait mode
  - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
  - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents.
  - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
  - 6 usec typical wake up time from stop3 mode
- · Clock Source Options
  - Oscillator (XOSC) Loop-control Pierce oscillator; Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1MHz to 10 MHz.
- · System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
  - Low-Voltage Warning with interrupt
  - Low-Voltage Detection with reset or interrupt
  - Illegal opcode and illegal address detection with reset
  - Flash block protection
- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)




64-LQFP Case 840F



Document Number: MC9S08LL16

48-LQFP Case 932

Rev. 7, 1/2013



- On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints
- · Peripherals
  - LCD 4x28 or 8x24 LCD driver with internal charge pump and option to provide an internally regulated LCD reference that can be trimmed for contrast control.
  - **ADC** 8-channel, 12-bit resolution; 2.5 µs conversion time; automatic compare function; temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6V to 1.8V
  - **ACMP** Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
  - SCI Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
  - **SPI** Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
  - **IIC** IIC with up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10-bit addressing
  - **TPMx** Two 2-channel (TPM1 and TPM2); Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel;
  - **TOD** (Time Of Day) 8-bit quarter second counter with match register; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components.
- Input/Output
  - 38 GPIOs, 2 output-only pins
  - 8 KBI interrupts with selectable polarity
  - Hysteresis and configurable pull up device on all input pins; Configurable slew rate and drive strength on all output pins.
- Package Options
- 64-LQFP, 48-LQFP and 48-QFN



**Devices in the MC9S08LL16 Series** 

# 1 Devices in the MC9S08LL16 Series

Table 1 summarizes the feature set available in the MC9S08LL16 series of MCUs.

Table 1. MC9S08LL16 Series Features by MCU and Package

Feature	MC9S0	)8LL16	MC9S08LL8	
Package	64-pin 48-pin LQFP QFN/LQFP		48-pin QFN/LQFP	
FLASH		16,384 (Dual 8K Arrays)		
RAM	2080	2080	2080	
ACMP	yes	yes	yes	
ADC	8-ch	8-ch	8-ch	
IIC	yes	yes	yes	
IRQ	yes	yes	yes	
KBI	8	8	8	
SCI	yes	yes	yes	
SPI	yes	yes	yes	
TPM1	2-ch	2-ch	2-ch	
TPM2	2-ch	-	-	
TOD	Yes	Yes	Yes	
LCD	8x24 4x28	8x16 4x20	8x16 4x20	
I/O pins <sup>1</sup>	38	31	31	

<sup>1</sup> I/O does not include two output-only port pins.

The block diagram in Figure 1 shows the structure of the MC9S08LL16 series MCU.



### **Pin Assignments**

## Table 2. Pin Availability by Package Pin-Count

		< Lowest <b>Priority</b> > Highest						
64	48	Port Pin	Alt 1	Alt 2	Alt3	Alt4		
1	47	PTE1	LCD9					
2	48	PTE0	LCD8					
3	1	PTD7	LCD7					
4	2	PTD6	LCD6					
5	3	PTD5	LCD5					
6	4	PTD4	LCD4					
7	5	PTD3	LCD3					
8	6	PTD2	LCD2					
9	7	PTD1	LCD1					
10	8	PTD0	LCD0					
11	9		V <sub>cap1</sub>					
12	10		V <sub>cap2</sub>					
13	11		V <sub>LL1</sub>					
14	12		V <sub>LL2</sub>					
15	13		V <sub>LL3</sub>					
16	_		V <sub>LCD</sub>					
17	14	PTA6	KBIP6	ADP6	ACMP+			
18	15	PTA7	KBIP7	ADP7	ACMP-			
10	10				V <sub>SSA</sub>			
19	16				V <sub>REFL</sub>			
00	17				V <sub>REFH</sub>			
20	17				$V_{DDA}$			
21	18	PTB0		EXTAL				
22	19	PTB1		XTAL				
23	20				V <sub>DD</sub>			
24	21				V <sub>SS</sub>			
25	22	PTB2	RESET					
26	_	PTB3						
27	_	PTB4	_	MISO	SDA			
28	_	PTB5	_	MOSI	SCL			
29	_	PTB6	_	SPSCK				
30	_	PTB7	_	SS				
31	23	PTC0		RxD				
32	24	PTC1		TxD				
33	25	PTC2		TPM1CH0				
34	26	PTC3		TPM1CH1				
35	_	PTC4		TPM2CH0				
36	_	PTC5		TPM2CH1				
37	27	PTC6	ACMPO	BKGD	MS			
38	28	PTC7		IRQ	TCLK			
39	29	PTA0	KBIP0	_	SS	ADP0		

MC9S08LL16 Series MCU Data Sheet, Rev. 7



Table 2. Pin Availability by Package Pin-Count (continued)

		< Lowest Priority> Highest						
64	48	Port Pin	Alt 1	Alt 2	Alt3	Alt4		
40	30	PTA1	KBIP1	_	SPSCK	ADP1		
41	31	PTA2	KBIP2	SDA	MISO	ADP2		
42	32	PTA3	KBIP3	SCL	MOSI	ADP3		
43	33	PTA4	KBIP4	ADP4	LCD31			
44	34	PTA5	KBIP5	ADP5	LCD30			
45	35		LCD29					
46	36		LCD28					
47	37		LCD27					
48	38		LCD26					
49	39		LCD25					
50	40		LCD24					
51	_		LCD23					
52	_		LCD22					
53	_		LCD21					
54	_		LCD20					
55			LCD19					
56			LCD18					
57			LCD17					
58			LCD16					
59	41	PTE7	LCD15					
60	42	PTE6	LCD14					
61	43	PTE5	LCD13					
62	44	PTE4	LCD12					
63	45	PTE3	LCD11					
64	46	PTE2	LCD10					

## 3.1 Introduction

This section contains electrical and timing specifications for the MC9S08LL16 series of microcontrollers available at the time of publication.

# 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:



### **Table 3. Parameter Classifications**

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 3.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	$-0.3$ to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	± 25	mA
Storage temperature range	T <sub>stg</sub>	-55 to 150	°C

**Table 4. Absolute Maximum Ratings** 

MC9S08LL16 Series MCU Data Sheet, Rev. 7

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $<sup>^2</sup>$  All functional non-supply pins, except for PTB2 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



### 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to 85	°C
Maximum junction temperature	T <sub>JM</sub>	95	°C
Thermal resistance Single-layer board			
64-pin LQFP		72	
48-pin QFN	$\theta_{\sf JA}$	84	°C/W
48-pin LQFP		81	
Thermal resistance Four-layer board			
64-pin LQFP		54	
48-pin QFN	$\theta_{\sf JA}$	30	°C/W
48-pin LQFP		57	

**Table 5. Thermal Characteristics** 

The average chip-junction temperature (T<sub>J</sub>) in °C can be obtained from:

$$T_{.I} = T_{\Delta} + (P_D \times \theta_{.I\Delta})$$
 Eqn. 3-1

where:

 $T_A$  = Ambient temperature, °C

 $\theta_{IA}$  = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 3-2

Solving Equation 3-1 and Equation 3-2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3-3

MC9S08LL16 Series MCU Data Sheet, Rev. 7



**Table 8. DC Characteristics (continued)** 

Num	С	C	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit		
			all input only pins except for		$V_{In} = V_{DD}$	_	0.025	1	μΑ		
11	Р	LCD only pins (LCD 16-29)	$V_{In} = V_{SS}$	_	0.025	1	μА				
		current	LCD only pins (LCD 16-29)		$V_{In} = V_{DD}$		100	150	μΑ		
					$V_{In} = V_{SS}$	_	0.025	1	μΑ		
12	Р	Hi-Z (off-state) leakage current	all input/output (per pin)	II <sub>OZ</sub> I	$V_{In} = V_{DD}$ or $V_{SS}$	_	0.025	1	μΑ		
13	Р	Total leakage current <sup>3</sup>	Total leakage current for all pins	ll <sub>InT</sub> l	$V_{In} = V_{DD}$ or $V_{SS}$	_	_	2	μА		
14	Р	Pullup, pulldown	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7]	R <sub>PU,</sub>	_	_	R <sub>PU,</sub>	17.5		52.5	kΩ
'-	Р	resistors when enabled	PTA[4:5], PTD[0:7], PTE[0:7]	R <sub>PD</sub>		17.5		69.5	- K22		
		DC injection	Single pin limit			-0.2	_	0.2	mA		
15	D	current <sup>4, 5, 6</sup>	Total MCU limit, includes sum of all stressed pins		-5	_	5	mA			
16	С	Input capacitar	nce, all pins	C <sub>In</sub>		_	_	8	pF		
17	С	RAM retention	voltage	$V_{RAM}$		_	0.6	1.0	V		
18	С	POR re-arm vo	oltage <sup>7</sup>	V <sub>POR</sub>		0.9	1.4	2.0	V		
19	D	POR re-arm tin	me	t <sub>POR</sub>		10	_	_	μS		
20	Р	Low-voltage de	etection threshold	V <sub>LVD</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	1.80 1.88	1.84 1.92	1.88 1.96	٧		
21	Р	Low-voltage wa	arning threshold	V <sub>LVW</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	2.08	2.14	2.2	٧		
22	Р	Low-voltage inf	nibit reset/recover hysteresis	$V_{hys}$		_	80	_	mV		
23	Р	Bandgap voltag	ge reference <sup>8</sup>	$V_{BG}$		1.15	1.17	1.18	V		

Typical values are measured at 25 °C. Characterized, not tested

<sup>&</sup>lt;sup>2</sup> All I/O pins except for LCD pins in open drain mode.

Total leakage current is the sum value for all GPIO pins. This leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA.

<sup>&</sup>lt;sup>4</sup> All functional non-supply pins, except for PTB2 are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>&</sup>lt;sup>5</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

POR will occur below the minimum voltage.

<sup>&</sup>lt;sup>8</sup> Factory trimmed at  $V_{DD} = 3.0 \text{ V}$ , Temp = 25 °C.








Figure 5. LCD/GPIO Pins I/O Pullup/Pulldown Typical Resistor Values







Typical VOL vs VDD
Low Drive (PTxDSN = 0) - Non LCD Pins






Figure 6. Typical Low-Side Driver (Sink) Characteristics (Non-LCD pins) — Low Drive (PTxDSn = 0)







# $\label{eq:typical_vol_vs_vdd} \mbox{TYPICAL VOL VS VDD} \\ \mbox{Low Drive (PTxDSN = 0) - LCD/GPIO pins} \\$




Figure 10. Typical Low-Side Driver (Sink) Characteristics (LCD/GPIO Pins) — Low Drive (PTxDSn = 0)



Table 10 ICC Francisco	Considerations	/Tamanawatuwa Da	10 +- 0	E0C Ambiant\	/b =
Table 12. ICS Frequency	Specifications	i remberature Ra	ange = -40 to 8	5°C Ambienti	(continuea)

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
9	С	Total deviation from trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	Δf <sub>dco_t</sub>	_	±0.5	±1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>2</sup>	t <sub>Acquire</sub>	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) $^{\rm 3}$	C <sub>Jitter</sub>		0.02	0.2	%f <sub>dco</sub>

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

### Deviation of DCO Output from Trimmed Frequency




Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

<sup>&</sup>lt;sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in the crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



# 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

# 3.10.1 Control Timing

**Table 13. Control Timing** 

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	D	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	dc	_	10	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700	_	1300	μS
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	_	_	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	_	_	μS
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_		ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_	_	ns
9	С	Port rise and fall time — Non-LCD Pins  Low output drive (PTxDS = 0) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0)  Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		16 23		ns
9		Port rise and fall time — Non-LCD Pins  High output drive (PTxDS = 1) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0)  Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		5 9	_ _	ns
10	С	Voltage Regulator Recovery time	t <sub>VRR</sub>	_	6	10	us

Typical values are based on characterization data at V<sub>DD</sub> = 3.0 V, 25 °C unless otherwise stated.

<sup>&</sup>lt;sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

 $<sup>^3</sup>$  To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .

<sup>&</sup>lt;sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

 $<sup>^5</sup>$  Timing is shown with respect to 20%  $\rm V_{DD}$  and 80%  $\rm V_{DD}$  levels. Temperature range –40 °C to 85 °C.

<sup>&</sup>lt;sup>6</sup> Except for LCD pins in Open Drain mode.






Figure 20. Timer Input Capture Pulse

# 3.10.3 SPI Timing

Table 15 and Figure 21 through Figure 24 describe the timing requirements for the SPI system.

**Table 15. SPI Timing** 


No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f <sub>op</sub>	f <sub>Bus</sub> /2048 0	f <sub>Bus</sub> /2 f <sub>Bus</sub> /4	Hz
1	D	SPSCK period Master Slave	t <sub>SPSCK</sub>	2 4	2048 —	t <sub>cyc</sub> t <sub>cyc</sub>
2	D	Enable lead time Master Slave	t <sub>Lead</sub>	1/2 1	11	t <sub>SPSCK</sub>
3	D	Enable lag time Master Slave	t <sub>Lag</sub>	1/2 1		t <sub>SPSCK</sub> t <sub>cyc</sub>
4	D	Clock (SPSCK) high or low time Master Slave	twspsck	t <sub>cyc</sub> - 30 t <sub>cyc</sub> - 30	1024 t <sub>cyc</sub>	ns ns
5	D	Data setup time (inputs)  Master  Slave	t <sub>SU</sub>	15 15		ns ns
6	D	Data hold time (inputs)  Master Slave	t <sub>HI</sub>	0 25	_	ns ns
7	D	Slave access time	t <sub>a</sub>	_	1	t <sub>cyc</sub>
8	D	Slave MISO disable time	t <sub>dis</sub>	_	1	t <sub>cyc</sub>
9	D	Data valid (after SPSCK edge) Master Slave	t <sub>v</sub>		25 25	ns ns

33



**Table 15. SPI Timing (continued)** 

No.	С	Function	Symbol	Min	Max	Unit
10	D	Data hold time (outputs)  Master Slave	t <sub>HO</sub>	0		ns ns
(1)	D	Rise time Input Output	t <sub>RI</sub> t <sub>RO</sub>	_	t <sub>cyc</sub> – 25 25	ns ns
12)	D	Fall time Input Output	t <sub>FI</sub>	_	t <sub>cyc</sub> – 25 25	ns ns




### NOTES:

- 1. SS output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 21. SPI Master Timing (CPHA = 0)





NOTE:

1. Not defined but normally LSB of character just received.

Figure 24. SPI Slave Timing (CPHA = 1)

# 3.11 Analog Comparator (ACMP) Electricals

**Table 16. Analog Comparator Electrical Specifications** 

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	$V_{DD}$	1.8	_	3.6	V
С	Supply current (active)	I <sub>DDAC</sub>	_	20	35	μΑ
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3	_	$V_{DD}$	V
Р	Analog input offset voltage	V <sub>AIO</sub>		20	40	mV
С	Analog comparator hysteresis	V <sub>H</sub>	3.0	9.0	15.0	mV
Р	Analog input leakage current	I <sub>ALKG</sub>	_	_	1.0	μΑ
С	Analog comparator initialization delay	t <sub>AINIT</sub>	_	_	1.0	μS

# 3.12 ADC Characteristics

**Table 17. 12-bit ADC Operating Conditions** 

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	$V_{DDA}$	1.8	_	3.6	V	
Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDA</sub> ) <sup>2</sup>	$\Delta V_{DDA}$	-100	0	100	mV	
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> ) <sup>2</sup>	ΔV <sub>SSA</sub>	-100	0	100	mV	



Table 18. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}$ )

С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Т	Supply Current ADLPC=1 ADLSMP=1 ADCO=1		I <sub>DDA</sub>	_	120	_	μА	
Т	Supply Current ADLPC=1 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	200	_	μА	
Т	Supply Current ADLPC=0 ADLSMP=1 ADCO=1		I <sub>DDA</sub>	1	290	_	μА	
Р	Supply Current ADLPC=0 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	0.53	1	mA	
Р	ADC Asynchronous	High Speed (ADLPC=0)	f <sub>ADACK</sub>	2	3.3	5	MHz	t <sub>ADACK</sub> = 1/f <sub>ADACK</sub>
С	Clock Source	Low Power (ADLPC=1)		1.25	2	3.3		
Р	Conversion	Short Sample (ADLSMP=0)	t <sub>ADC</sub>	_	20	_	ADCK cycles	See ADC chapter in the LL16 Reference Manual for
С	Time (Including sample time)	Long Sample (ADLSMP=1)		_	40	_		
Р		Short Sample (ADLSMP=0)		_	3.5	_	ADCK cycles	
С	Sample Time	Long Sample (ADLSMP=1)	t <sub>ADS</sub>		23.5	_		conversion time variances
Т		12-bit mode, 3.6>VDDA>2.7V		ı	-1 to 3	–2.5 to 5.5		
	Total Unadjusted	12-bit mode, 2.7>VDDA>1.8V	E <sub>TUE</sub>	_	-1 to 3	–3.0 to 6.0	LSB <sup>2</sup>	Includes quantization
Р	Error	10-bit mode		_	±1	±2.5		
Т		8-bit mode		_	±0.5	±1.0		
Т	Differential	12-bit mode	DNL	_	±1	-1.5 to 2.0		
Р	Non-Linearity	10-bit mode <sup>3</sup>		_	±0.5	±1.0	LSB <sup>2</sup>	
Т		8-bit mode <sup>3</sup>		_	±0.3	±0.5		
Т	Integral	12-bit mode	INL	_	±1.5	–2.5 to 1.0		
Р	Non-Linearity	10-bit mode		_	±0.5	±1.0	LSB <sup>2</sup>	
Т		8-bit mode		_	±0.3	±0.5		



#### **LCD Specifications** 3.13

Table 19. LCD Electricals, 3 V Glass

С	Characteristic		Symbol	Min	Тур	Max	Unit
D	LCD Supply Voltage		$V_{LCD}$	0.9	1.5	1.8	٧
D	LCD Frame Frequency		f <sub>Frame</sub>	28	30	58	Hz
D	LCD Charge Pump Capacitance		C <sub>LCD</sub>		100	100	nF
D	LCD Bypass Capacitance		C <sub>BYLCD</sub>		100	100	nF
D	LCD Glass Capacitance		C <sub>glass</sub>		2000	8000	pF
D	V <sub>IREG</sub>	HRefSel = 0	V <sub>IREG</sub>	.89	1.00	1.15	V
		HRefSel = 1		1.49	1.67	1.85 <sup>1</sup>	v
D	V <sub>IREG</sub> TRIM Resolution		$\Delta_{RTRIM}$	1.5			%
							$V_{IREG}$
D	V <sub>IREG</sub> Ripple	HRefSel = 0				0.1	V
		HRefSel = 1				0.15	V
D	V <sub>LCD</sub> Buffered Adder <sup>2</sup>		I <sub>Buff</sub>		1		μА

V<sub>IREG</sub> Max can not exceed V<sub>DD</sub> – 0.15 V
 VSUPPLY = 10, BYPASS = 0

#### 3.14 **Flash Specifications**

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.



**Table 20. Flash Characteristics** 

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase -40°C to 85°C	V <sub>prog/erase</sub>	1.8		3.6	V
D	Supply voltage for read operation	V <sub>Read</sub>	1.8		3.6	V
D	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150		200	kHz
D	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μS
Р	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>		9		t <sub>Fcyc</sub>
Р	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>	4			t <sub>Fcyc</sub>
Р	Page erase time <sup>2</sup>	t <sub>Page</sub>	4000			t <sub>Fcyc</sub>
Р	Mass erase time <sup>2</sup>	t <sub>Mass</sub>	20,000			t <sub>Fcyc</sub>
D	Byte program current <sup>3</sup>	RI <sub>DDBP</sub>		4	_	mA
D	Page erase current <sup>3</sup>	RI <sub>DDPE</sub>		6	_	mA
С	Program/erase endurance <sup>4</sup> $T_L$ to $T_H = -40$ °C to + 85°C $T = 25$ °C		10,000	— 100,000	_ _	cycles
С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	-	years

The frequency of this clock is controlled by a software setting.

### 3.15 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 3.15.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>&</sup>lt;sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 3.0 \text{ V}$ , bus frequency = 4.0 MHz.

Typical endurance for FLASH was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.

<sup>&</sup>lt;sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.* 







### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### Web Support:

http://www.freescale.com/support

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale  $^{\text{TM}}$  and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2013. All rights reserved.

MC9S08LL16 Rev. 7 1/2013