



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details





Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f613rbpmc-gse1


Contents

Features.....	1
1. Product Lineup.....	6
2. Block Diagram	7
3. Pin Assignment.....	8
4. Pin Description.....	9
5. Pin Circuit Type.....	11
6. I/O Circuit Type.....	13
7. Memory Map	18
8. RAMstart Addresses.....	19
9. User ROM Memory Map for Flash Devices	20
10. Serial Programming Communication Interface	21
11. Interrupt Vector Table.....	22
12. Handling Precautions	26
12.1 Precautions for Product Design.....	26
12.2 Precautions for Package Mounting.....	27
12.3 Precautions for Use Environment.....	29
13. Handling Devices	30
13.1 Latch-Up Prevention.....	30
13.2 Unused Pins Handling.....	30
13.3 External Clock Usage.....	30
13.3.1 Single Phase External Clock for Main Oscillator	31
13.3.2 Single Phase External Clock for Sub Oscillator	31
13.3.3 Opposite Phase External Clock.....	31
13.4 Notes on PLL Clock Mode Operation	31
13.5 Power Supply Pins (Vcc/Vss)	31
13.6 Crystal Oscillator and ceramic resonator Circuit.....	31
13.7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs.....	32
13.8 Pin Handling when Not Using the A/D Converter	32
13.9 Notes on Power-on.....	32
13.10 Stabilization of Power Supply Voltage	32
13.11 Serial Communication	32
13.12 Mode Pin (MD)	32
14. Electrical Characteristics	33
14.1 Absolute Maximum Ratings	33
14.2 Recommended Operating Conditions	35
14.3 DC Characteristics	36
14.3.1 Current Rating	36
14.3.2 Pin Characteristics	39
14.4 AC Characteristics.....	40
14.4.1 Main Clock Input Characteristics.....	40
14.4.2 Sub Clock Input Characteristics	41
14.4.3 Built-in RC Oscillation Characteristics	42
14.4.4 Internal Clock Timing	42
14.4.5 Operating Conditions of PLL	43
14.4.6 Reset Input.....	43
14.4.7 Power-on Reset Timing.....	44
14.4.8 USART Timing	45
14.4.9 External Input Timing	47
14.5 A/D Converter.....	48
14.5.1 Electrical Characteristics for the A/D Converter	48


2. Block Diagram



Type	Circuit	Remarks
C		CMOS hysteresis input pin
F		Power supply input protection circuit
G		<ul style="list-style-type: none"> ■ A/D converter ref+ (AVRH) power supply input pin with protection circuit ■ Without protection circuit against Vcc for pins AVRH
H		<ul style="list-style-type: none"> ■ CMOS level output ■ ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$) ■ Automotive input with input shutdown function ■ Programmable pull-up resistor

Type	Circuit	Remarks
O	 <p>Standby control for input shutdown</p>	<ul style="list-style-type: none"> ■ Open-drain I/O ■ Output 25mA, Vcc = 2.7V ■ TTL input

7. Memory Map



*1: For details about USER ROM area, see “User ROM Memory Map for Flash Devices” on the following pages.

*2: For RAMSTART addresses, see the table on the next page.

*3: Unused GPR banks can be used as RAM area.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

9. User ROM Memory Map for Flash Devices

		CY96F612	CY96F613	CY96F615	
CPU mode address	Flash memory mode address	Flash size	Flash size	Flash size	
FF:FFFF _H	3F:FFFF _H	SA39 - 32KB		SA39 - 64KB	
FF:8000 _H	3F:8000 _H				
FF:7FFF _H	3F:7FFF _H				
FF:0000 _H	3F:0000 _H				
FE:FFFF _H	3E:FFFF _H				
FE:0000 _H	3E:0000 _H			SA38 - 64KB	
FD:FFFF _H					
DF:A000 _H		Reserved	Reserved	Reserved	
DF:9FFF _H	1F:9FFF _H	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:8000 _H	1F:8000 _H				
DF:7FFF _H	1F:7FFF _H	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	
DF:6000 _H	1F:6000 _H				
DF:5FFF _H	1F:5FFF _H	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	
DF:4000 _H	1F:4000 _H				
DF:3FFF _H	1F:3FFF _H	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:2000 _H	1F:2000 _H				
DF:1FFF _H	1F:1FFF _H	SAS - 512B*	SAS - 512B*	SAS - 512B*	
DF:0000 _H	1F:0000 _H				
DE:FFFF _H		Reserved	Reserved	Reserved	
DE:0000 _H					

Bank A of Flash A

Bank B of Flash A

Bank A of Flash A

*: Physical address area of SAS-512B is from DF:0000_H to DF:01FF_H.

Others (from DF:0200_H to DF:1FFF_H) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000_H -DF:01FF_H.

SAS can not be used for E²PROM emulation.

10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

CY96610		
Pin Number	USART Number	Normal Function
7	USART2	SIN2
8		SOT2
9		SCK2
20	USART7	SIN7_R
19		SOT7_R
18		SCK7_R
22	USART8	SIN8_R
21		SOT8_R
23		SCK8_R

Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
81	2B8 _H	OCU4	Yes	81	Output Compare Unit 4
82	2B4 _H	-	-	82	Reserved
83	2B0 _H	OCU6	Yes	83	Output Compare Unit 6
84	2AC _H	OCU7	Yes	84	Output Compare Unit 7
85	2A8 _H	-	-	85	Reserved
86	2A4 _H	-	-	86	Reserved
87	2A0 _H	-	-	87	Reserved
88	29C _H	-	-	88	Reserved
89	298 _H	FRT0	Yes	89	Free-Running Timer 0
90	294 _H	FRT1	Yes	90	Free-Running Timer 1
91	290 _H	FRT2	Yes	91	Free-Running Timer 2
92	28C _H	FRT3	Yes	92	Free-Running Timer 3
93	288 _H	RTC0	No	93	Real Time Clock
94	284 _H	CAL0	No	94	Clock Calibration Unit
95	280 _H	-	-	95	Reserved
96	27C _H	-	-	96	Reserved
97	278 _H	-	-	97	Reserved
98	274 _H	ADC0	Yes	98	A/D Converter 0
99	270 _H	-	-	99	Reserved
100	26C _H	-	-	100	Reserved
101	268 _H	-	-	101	Reserved
102	264 _H	-	-	102	Reserved
103	260 _H	-	-	103	Reserved
104	25C _H	-	-	104	Reserved
105	258 _H	LINR2	Yes	105	LIN USART 2 RX
106	254 _H	LINT2	Yes	106	LIN USART 2 TX
107	250 _H	-	-	107	Reserved
108	24C _H	-	-	108	Reserved
109	248 _H	-	-	109	Reserved
110	244 _H	-	-	110	Reserved
111	240 _H	-	-	111	Reserved
112	23C _H	-	-	112	Reserved
113	238 _H	-	-	113	Reserved
114	234 _H	-	-	114	Reserved
115	230 _H	LINR7	Yes	115	LIN USART 7 RX
116	22C _H	LINT7	Yes	116	LIN USART 7 TX
117	228 _H	LINR8	Yes	117	LIN USART 8 RX
118	224 _H	LINT8	Yes	118	LIN USART 8 TX
119	220 _H	-	-	119	Reserved
120	21C _H	-	-	120	Reserved
121	218 _H	-	-	121	Reserved

CAUTION:

The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
2. Be sure that abnormal current flows do not occur during the power-on sequence.

■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■ Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■ Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

14.2 Recommended Operating Conditions

(V_{SS} = AV_{SS} = 0V)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	V _{CC} , AV _{CC}	2.7	-	5.5	V	
		2.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor at C pin	C _S	0.5	1.0 to 3.9	4.7	μF	1.0μF (Allowance within ± 50%) 3.9μF (Allowance within ± 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V _{CC} must use the one of a capacity value that is larger than C _S .

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

14.3 DC Characteristics

14.3.1 Current Rating

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
Power supply current in Run modes ^[1]	I_{CCPLL}	Vcc	PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz Flash 0 wait (CLKRC and CLKSC stopped)	-	25	-	mA	$T_A = +25^\circ C$	
				-	-	34	mA	$T_A = +105^\circ C$	
				-	-	35	mA	$T_A = +125^\circ C$	
	I_{CCMAIN}		Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz Flash 0 wait (CLKPLL, CLKSC and CLKRC stopped)	-	3.5	-	mA	$T_A = +25^\circ C$	
				-	-	7.5	mA	$T_A = +105^\circ C$	
				-	-	8.5	mA	$T_A = +125^\circ C$	
	I_{CCRCH}		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	1.7	-	mA	$T_A = +25^\circ C$	
				-	-	5.5	mA	$T_A = +105^\circ C$	
				-	-	6.5	mA	$T_A = +125^\circ C$	
	I_{CCRCL}		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	0.15	-	mA	$T_A = +25^\circ C$	
				-	-	3.2	mA	$T_A = +105^\circ C$	
				-	-	4.2	mA	$T_A = +125^\circ C$	
	I_{CCSUB}		Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz Flash 0 wait (CLKMC, CLKPLL and CLKRC stopped)	-	0.1	-	mA	$T_A = +25^\circ C$	
				-	-	3	mA	$T_A = +105^\circ C$	
				-	-	4	mA	$T_A = +125^\circ C$	

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
Power supply current in Timer modes ^[2]	I _{CCTPLL}	V _{CC}	PLL Timer mode with CLKPLL = 32MHz (CLKRC and CLKSC stopped)	-	1800	2245	µA	T _A = +25°C	
				-	-	3165	µA	T _A = +105°C	
				-	-	3975	µA	T _A = +125°C	
	I _{CCTMAIN}		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	285	325	µA	T _A = +25°C	
				-	-	1085	µA	T _A = +105°C	
				-	-	1930	µA	T _A = +125°C	
	I _{CCTRCH}		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	160	210	µA	T _A = +25°C	
				-	-	1025	µA	T _A = +105°C	
				-	-	1840	µA	T _A = +125°C	
	I _{CCTRCL}		RC Timer mode with CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC stopped)	-	35	75	µA	T _A = +25°C	
				-	-	855	µA	T _A = +105°C	
				-	-	1640	µA	T _A = +125°C	
	I _{CCTSUB}		Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC stopped)	-	25	65	µA	T _A = +25°C	
				-	-	830	µA	T _A = +105°C	
				-	-	1620	µA	T _A = +125°C	
Power supply current in Stop mode ^[3]	I _{CCH}	V _{CC}	-	-	20	55	µA	T _A = +25°C	
Flash Power Down current	I _{CCFLASHPD}			-	-	825	µA	T _A = +105°C	
Power supply current for active Low Voltage detector ^[4]	I _{CCLVLD}			-	-	1615	µA	T _A = +125°C	
Flash Write/ Erase current ^[5]	I _{CCFLASH}		Low voltage detector enabled	-	36	70	µA		
				-	5	-	µA	T _A = +25°C	
				-	-	12.5	µA	T _A = +125°C	
				-	12.5	-	mA	T _A = +25°C	
				-	-	20	mA	T _A = +125°C	

[1]: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

[2]: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

[3]: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

[4]: When low voltage detector is enabled, I_{CCLVLD} must be added to Power supply current.

[5]: When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.


14.4 AC Characteristics

14.4.1 Main Clock Input Characteristics

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $VD = 1.8V \pm 0.15V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$)


Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Input frequency	f_C	X0, X1	4	-	8	MHz	When using a crystal oscillator, PLL off
			-	-	8	MHz	When using an opposite phase external clock, PLL off
			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Input frequency	f_{FCI}	X0	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
			4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t_{CYLH}	-	125	-	-	ns	
Input clock pulse width	P_{WH}, P_{WL}	-	55	-	-	ns	

When using the crystal oscillator



The amplitude changes by resistance, capacity which added outside or the difference of the device.


When using the external clock




14.4.7 Power-on Reset Timing

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$)

Parameter	Symbol	Pin Name	Value			Unit
			Min	Typ	Max	
Power on rise time	t_R	V_{CC}	0.05	-	30	ms
Power off time	t_{OFF}	V_{CC}	1	-	-	ms



If the power supply is changed too rapidly, a power-on reset may occur. We recommend a smooth startup by restraining voltages when changing the power supply voltage during operation, as shown in the figure below.



14.4.8 USART Timing

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $C_L = 50pF$)

Parameter	Symbol	Pin name	Conditions	4.5V ≤ V _{CC} < 5.5V		2.7V ≤ V _{CC} < 4.5V		Unit
				Min	Max	Min	Max	
Serial clock cycle time	t _{SCYC}	SCKn	Internal shift clock mode	4t _{CLKP1}	-	4t _{CLKP1}	-	ns
SCK ↓ → SOT delay time	t _{SLOVI}	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
SOT → SCK ↑ delay time	t _{OVSHI}	SCKn, SOTn		Nxt _{CLKP1} – 20*	-	Nxt _{CLKP1} – 30*	-	ns
SIN → SCK ↑ setup time	t _{IVSHI}	SCKn, SINn		t _{CLKP1} + 45	-	t _{CLKP1} + 55	-	ns
SCK ↑ → SIN hold time	t _{SHIXI}	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKn	External shift clock mode	t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
SCK ↓ → SOT delay time	t _{SLOVE}	SCKn, SOTn		-	2t _{CLKP1} + 45	-	2t _{CLKP1} + 55	ns
SIN → SCK ↑ setup time	t _{IVSHE}	SCKn, SINn		t _{CLKP1} /2 + 10	-	t _{CLKP1} /2 + 10	-	ns
SCK ↑ → SIN hold time	t _{SHIXE}	SCKn, SINn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
SCK fall time	t _F	SCKn		-	20	-	20	ns
SCK rise time	t _R	SCKn		-	20	-	20	ns

Notes:

- AC characteristic in CLK synchronized mode
- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "CY96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
These characteristics only guarantee the same relocate port number.

For example, the combination of SCKn and SOTn_R is not guaranteed.

*: Parameter N depends on t_{SCYC} and can be calculated as follows:

- If t_{SCYC} = 2 × k × t_{CLKP1}, then N = k, where k is an integer > 2
- If t_{SCYC} = (2 × k + 1) × t_{CLKP1}, then N = k + 1, where k is an integer > 1


Examples:

t _{SCYC}	N
4 × t _{CLKP1}	2
5 × t _{CLKP1} , 6 × t _{CLKP1}	3
7 × t _{CLKP1} , 8 × t _{CLKP1}	4

14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (T_{samp}) depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



R_{ext} : External driving impedance

C_{ext} : Capacitance of PCB at A/D converter input

C_{VIN} : Analog input capacity (I/O, analog switch and ADC are contained)

R_{VIN} : Analog input impedance (I/O, analog switch and ADC are contained)


The following approximation formula for the replacement model above can be used:

$$T_{\text{samp}} = 7.62 \times (R_{\text{ext}} \times C_{\text{ext}} + (R_{\text{ext}} + R_{\text{VIN}}) \times C_{\text{VIN}})$$



- Do not select a sampling time below the absolute minimum permitted value.
($0.5\mu\text{s}$ for $4.5\text{V} \leq \text{AV}_{\text{CC}} \leq 5.5\text{V}$, $1.2\mu\text{s}$ for $2.7\text{V} \leq \text{AV}_{\text{CC}} < 4.5\text{V}$)
- If the sampling time cannot be sufficient, connect a capacitor of about $0.1\mu\text{F}$ to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current I_{IL} (static current before the sampling switch) or the analog input leakage current I_{AIN} (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current I_{IL} cannot be compensated by an external capacitor.
- The accuracy gets worse as $|\text{AV}_{\text{RH}} - \text{AV}_{\text{SS}}|$ becomes smaller.

14.5.3 Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point ($0b0000000000 \longleftrightarrow 0b0000000001$) to the full-scale transition point ($0b1111111110 \longleftrightarrow 0b1111111111$).
- Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1LSB.
- Total error : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error and nonlinearity error.
- Zero transition voltage: Input voltage which results in the minimum conversion value.
- Full scale transition voltage: Input voltage which results in the maximum conversion value.




CY96F615



17. Package Dimension

LQA048, 48 Lead Plastic Low Profile Quad Flat Package

Package Type	Package Code
LQFP 48pin	LQA048



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.15	—	0.27
c	0.09	—	0.20
D	9.00 BSC		
D1	7.00 BSC		
e	0.50 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	—	8°

NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0,08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0,10mm AND 0,25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 **

PACKAGE OUTLINE, 48 LEAD LQFP
7.0x7.0x1.7 MM LQA048 REV**

Document History

Document Title: CY96610 Series, F²MC, 16FX, 16-bit Proprietary Microcontroller

Document Number: 002-04709

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	KSUN	01/31/2014	Migrated to Cypress and assigned document number 002-04709. No change to document contents or format.
*A	5146534	KSUN	02/29/2016	Updated to Cypress template
*B	5735123	KUME	05/15/2017	Updated the Ordering Information and the Package Dimension For details, please see 18. Major Changes.
*C	5809040	MIYH	07/11/2017	Updated the Ordering Information For details, please see 18. Major Changes.
*D	5978072	MIYH	11/30/2017	Revised the following items: Marketing Part Numbers changed from an MB prefix to a CY prefix. 16. Ordering Information For details, please see 18. Major Changes.