

Welcome to [E-XFL.COM](#)


What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | F ² MC-16FX |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CANbus, LINbus, SCI, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 37 |
| Program Memory Size | 96KB (96K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 10K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 16x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb96f613rbpmc-gte1 |




| Pin No. | I/O Circuit Type* | Pin Name |
|---------|-------------------|--|
| 33 | C | RSTX |
| 34 | A | X1 |
| 35 | A | X0 |
| 36 | Supply | Vss |
| 37 | Supply | Vcc |
| 38 | F | C |
| 39 | H | P02_5 / BIN0 / IN1 / TTG1 / ADTG_R |
| 40 | K | P03_0 / AIN1 / IN4 / TTG4 / TTG12 / AN24 |
| 41 | K | P03_1 / BIN1 / IN5 / TTG5 / TTG13 / AN25 |
| 42 | M | P03_2 / INT10_R / RX2 |
| 43 | H | P03_3 / TX2 |
| 44 | K | P03_6 / ZIN1 / OUT6 / AN30 |
| 45 | K | P03_7 / OUT7 / AN31 |
| 46 | K | P06_0 / AN0 / PPG0 |
| 47 | K | P06_1 / AN1 / PPG1 |
| 48 | Supply | AVcc |

*: See [I/O Circuit Type](#) for details on the I/O circuit types.

6. I/O Circuit Type

| Type | Circuit | Remarks |
|------|---|--|
| A |  <p>FCI or Osc disable</p> | <p>High-speed oscillation circuit:</p> <ul style="list-style-type: none"> ■ Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin) ■ Feedback resistor = approx. 1.0MΩ ■ The amplitude: 1.8V±0.15V to operate by the internal supply voltage |

| Type | Circuit | Remarks |
|------|---|--|
| B |  <p>The diagram illustrates the internal circuitry for Type B, which is a low-speed oscillator circuit shared with GPIO functionality. It consists of two identical input/output blocks. Each block features a pull-up control, P-out, N-out, standby control for input shutdown, automotive input, and a central oscillator block. The oscillator block includes X1A, X0A, FCI, and X out signals. The pull-up control is connected to a pull-up resistor. The P-out and N-out signals are connected to the P-ch and N-ch MOSFETs, respectively. The standby control for input shutdown is connected to a resistor R. The automotive input is connected to an AND gate and an inverter. The central oscillator block includes X1A, X0A, FCI, and X out signals. The FCI or Osc disable signal is connected to the FCI input of the oscillator block.</p> | <p>Low-speed oscillation circuit shared with GPIO functionality:</p> <ul style="list-style-type: none"> ■ Feedback resistor = approx. 5.0MΩ ■ GPIO functionality selectable (CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$), Automotive input with input shutdown function and programmable pull-up resistor) |

9. User ROM Memory Map for Flash Devices

| | | CY96F612 | CY96F613 | CY96F615 | |
|----------------------|---------------------------|--------------------------|--------------------------|---------------------------|-------------------|
| CPU mode address | Flash memory mode address | Flash size 32.5KB + 32KB | Flash size 64.5KB + 32KB | Flash size 128.5KB + 32KB | |
| FF:FFFF _H | 3F:FFFF _H | SA39 - 32KB | | | Bank A of Flash A |
| FF:8000 _H | 3F:8000 _H | | SA39 - 64KB | SA39 - 64KB | |
| FF:7FFF _H | 3F:7FFF _H | | | | |
| FF:0000 _H | 3F:0000 _H | | | | |
| FE:FFFF _H | 3E:FFFF _H | | | SA38 - 64KB | |
| FE:0000 _H | 3E:0000 _H | | | | Bank B of Flash A |
| FD:FFFF _H | | | | | |
| | | Reserved | Reserved | Reserved | |
| | | | | | |
| | | | | | |
| DF:A000 _H | | | | | Bank A of Flash A |
| DF:9FFF _H | 1F:9FFF _H | SA4 - 8KB | SA4 - 8KB | SA4 - 8KB | |
| DF:8000 _H | 1F:8000 _H | | | | |
| DF:7FFF _H | 1F:7FFF _H | SA3 - 8KB | SA3 - 8KB | SA3 - 8KB | |
| DF:6000 _H | 1F:6000 _H | | | | |
| DF:5FFF _H | 1F:5FFF _H | SA2 - 8KB | SA2 - 8KB | SA2 - 8KB | Bank A of Flash A |
| DF:4000 _H | 1F:4000 _H | | | | |
| DF:3FFF _H | 1F:3FFF _H | SA1 - 8KB | SA1 - 8KB | SA1 - 8KB | |
| DF:2000 _H | 1F:2000 _H | | | | |
| DF:1FFF _H | 1F:1FFF _H | SAS - 512B* | SAS - 512B* | SAS - 512B* | |
| DF:0000 _H | 1F:0000 _H | | | | Bank A of Flash A |
| DE:FFFF _H | | Reserved | Reserved | Reserved | |
| DE:0000 _H | | | | | |

*: Physical address area of SAS-512B is from DF:0000_H to DF:01FF_H.

Others (from DF:0200_H to DF:1FFF_H) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000_H -DF:01FF_H.

SAS can not be used for E²PROM emulation.

| Vector Number | Offset in Vector Table | Vector Name | Cleared by DMA | Index in ICR to Program | Description |
|---------------|------------------------|-------------|----------------|-------------------------|---------------------------------|
| 40 | 35C _H | - | - | 40 | Reserved |
| 41 | 358 _H | PPG3 | Yes | 41 | Programmable Pulse Generator 3 |
| 42 | 354 _H | PPG4 | Yes | 42 | Programmable Pulse Generator 4 |
| 43 | 350 _H | - | - | 43 | Reserved |
| 44 | 34C _H | PPG6 | Yes | 44 | Programmable Pulse Generator 6 |
| 45 | 348 _H | PPG7 | Yes | 45 | Programmable Pulse Generator 7 |
| 46 | 344 _H | - | - | 46 | Reserved |
| 47 | 340 _H | - | - | 47 | Reserved |
| 48 | 33C _H | - | - | 48 | Reserved |
| 49 | 338 _H | - | - | 49 | Reserved |
| 50 | 334 _H | PPG12 | Yes | 50 | Programmable Pulse Generator 12 |
| 51 | 330 _H | - | - | 51 | Reserved |
| 52 | 32C _H | PPG14 | Yes | 52 | Programmable Pulse Generator 14 |
| 53 | 328 _H | - | - | 53 | Reserved |
| 54 | 324 _H | - | - | 54 | Reserved |
| 55 | 320 _H | - | - | 55 | Reserved |
| 56 | 31C _H | - | - | 56 | Reserved |
| 57 | 318 _H | - | - | 57 | Reserved |
| 58 | 314 _H | - | - | 58 | Reserved |
| 59 | 310 _H | RLT1 | Yes | 59 | Reload Timer 1 |
| 60 | 30C _H | - | - | 60 | Reserved |
| 61 | 308 _H | RLT3 | Yes | 61 | Reload Timer 3 |
| 62 | 304 _H | - | - | 62 | Reserved |
| 63 | 300 _H | - | - | 63 | Reserved |
| 64 | 2FC _H | RLT6 | Yes | 64 | Reload Timer 6 |
| 65 | 2F8 _H | ICU0 | Yes | 65 | Input Capture Unit 0 |
| 66 | 2F4 _H | ICU1 | Yes | 66 | Input Capture Unit 1 |
| 67 | 2F0 _H | - | - | 67 | Reserved |
| 68 | 2EC _H | - | - | 68 | Reserved |
| 69 | 2E8 _H | ICU4 | Yes | 69 | Input Capture Unit 4 |
| 70 | 2E4 _H | ICU5 | Yes | 70 | Input Capture Unit 5 |
| 71 | 2E0 _H | ICU6 | Yes | 71 | Input Capture Unit 6 |
| 72 | 2DC _H | - | - | 72 | Reserved |
| 73 | 2D8 _H | - | - | 73 | Reserved |
| 74 | 2D4 _H | ICU9 | Yes | 74 | Input Capture Unit 9 |
| 75 | 2D0 _H | ICU10 | Yes | 75 | Input Capture Unit 10 |
| 76 | 2CC _H | - | - | 76 | Reserved |
| 77 | 2C8 _H | OCU0 | Yes | 77 | Output Compare Unit 0 |
| 78 | 2C4 _H | OCU1 | Yes | 78 | Output Compare Unit 1 |
| 79 | 2C0 _H | - | - | 79 | Reserved |
| 80 | 2BC _H | - | - | 80 | Reserved |

| Vector Number | Offset in Vector Table | Vector Name | Cleared by DMA | Index in ICR to Program | Description |
|---------------|------------------------|-------------|----------------|-------------------------|------------------------------------|
| 122 | 214 _H | - | - | 122 | Reserved |
| 123 | 210 _H | - | - | 123 | Reserved |
| 124 | 20C _H | - | - | 124 | Reserved |
| 125 | 208 _H | - | - | 125 | Reserved |
| 126 | 204 _H | - | - | 126 | Reserved |
| 127 | 200 _H | - | - | 127 | Reserved |
| 128 | 1FC _H | - | - | 128 | Reserved |
| 129 | 1F8 _H | - | - | 129 | Reserved |
| 130 | 1F4 _H | - | - | 130 | Reserved |
| 131 | 1F0 _H | - | - | 131 | Reserved |
| 132 | 1EC _H | - | - | 132 | Reserved |
| 133 | 1E8 _H | FLASHA | Yes | 133 | Flash memory A interrupt |
| 134 | 1E4 _H | - | - | 134 | Reserved |
| 135 | 1E0 _H | - | - | 135 | Reserved |
| 136 | 1DC _H | - | - | 136 | Reserved |
| 137 | 1D8 _H | QPRC0 | Yes | 137 | Quad Position/Revolution counter 0 |
| 138 | 1D4 _H | QPRC1 | Yes | 138 | Quad Position/Revolution counter 1 |
| 139 | 1D0 _H | ADCRC0 | No | 139 | A/D Converter 0 - Range Comparator |
| 140 | 1CC _H | - | - | 140 | Reserved |
| 141 | 1C8 _H | - | - | 141 | Reserved |
| 142 | 1C4 _H | - | - | 142 | Reserved |
| 143 | 1C0 _H | - | - | 143 | Reserved |

12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

■ Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

■ Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

■ Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

■ Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNP junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION:

The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. *Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.*
2. *Be sure that abnormal current flows do not occur during the power-on sequence.*

■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■ Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■ Lead Insertion Type


Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
- The DEBUG I/F pin has only a protective diode against VSS. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

Sample recommended circuits:



[5]: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_D = P_{IO} + P_{INT}$$

$$P_{IO} = \sum (V_{OL} \times I_{OL} + V_{OH} \times I_{OH}) \text{ (I/O load power dissipation, sum is performed on all I/O ports)}$$

$$P_{INT} = V_{CC} \times (I_{CC} + I_A) \text{ (internal power dissipation)}$$

I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I_A is the analog current consumption into AV_{CC} .

[6]: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

[7]: Write/erase to a large sector in flash memory is warranted with $T_A \leq +105^\circ\text{C}$.

WARNING:

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

14.2 Recommended Operating Conditions

(V_{SS} = AV_{SS} = 0V)

| Parameter | Symbol | Value | | | Unit | Remarks |
|------------------------------|------------------------------------|-------|------------|-----|------|---|
| | | Min | Typ | Max | | |
| Power supply voltage | V _{CC} , AV _{CC} | 2.7 | - | 5.5 | V | |
| | | 2.0 | - | 5.5 | V | Maintains RAM data in stop mode |
| Smoothing capacitor at C pin | C _S | 0.5 | 1.0 to 3.9 | 4.7 | μF | 1.0μF (Allowance within ± 50%) 3.9μF (Allowance within ± 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V _{CC} must use the one of a capacity value that is larger than C _S . |

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

| Parameter | Symbol | Pin Name | Conditions | Value | | | Unit | Remarks |
|---|------------------------|------------------------------|---|-------|------|------|-------------------------|-------------------------|
| | | | | Min | Typ | Max | | |
| Power supply current in Timer modes ^[2] | I _{CCTPLL} | V _{CC} | PLL Timer mode with CLKPLL = 32MHz (CLKRC and CLKSC stopped) | - | 1800 | 2245 | μA | T _A = +25°C |
| | | | | - | - | 3165 | μA | T _A = +105°C |
| | | | | - | - | 3975 | μA | T _A = +125°C |
| | I _{CCTMAIN} | | Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped) | - | 285 | 325 | μA | T _A = +25°C |
| | | | | - | - | 1085 | μA | T _A = +105°C |
| | | | | - | - | 1930 | μA | T _A = +125°C |
| | I _{CCTRCH} | | RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped) | - | 160 | 210 | μA | T _A = +25°C |
| | | | | - | - | 1025 | μA | T _A = +105°C |
| | | | | - | - | 1840 | μA | T _A = +125°C |
| | I _{CCTRCL} | | RC Timer mode with CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC stopped) | - | 35 | 75 | μA | T _A = +25°C |
| | | | | - | - | 855 | μA | T _A = +105°C |
| | | | | - | - | 1640 | μA | T _A = +125°C |
| | I _{CCTSUB} | | Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC stopped) | - | 25 | 65 | μA | T _A = +25°C |
| | | | | - | - | 830 | μA | T _A = +105°C |
| | | | | - | - | 1620 | μA | T _A = +125°C |
| Power supply current in Stop mode ^[3] | I _{CCH} | - | - | 20 | 55 | μA | T _A = +25°C | |
| | | | - | - | 825 | μA | T _A = +105°C | |
| | | | - | - | 1615 | μA | T _A = +125°C | |
| Flash Power Down current | I _{CCFLASHPD} | - | - | 36 | 70 | μA | | |
| Power supply current for active Low Voltage detector ^[4] | I _{CCLVD} | Low voltage detector enabled | - | 5 | - | μA | T _A = +25°C | |
| | | | - | - | 12.5 | μA | T _A = +125°C | |
| Flash Write/ Erase current ^[5] | I _{CCFLASH} | - | - | 12.5 | - | mA | T _A = +25°C | |
| | | | - | - | 20 | mA | T _A = +125°C | |

[1]: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

[2]: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

[3]: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.


[4]: When low voltage detector is enabled, I_{CCCLVD} must be added to Power supply current.

[5]: When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.

14.4.7 Power-on Reset Timing

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$)

| Parameter | Symbol | Pin Name | Value | | | Unit |
|--------------------|-----------|----------|-------|-----|-----|------|
| | | | Min | Typ | Max | |
| Power on rise time | t_R | V_{CC} | 0.05 | - | 30 | ms |
| Power off time | t_{OFF} | V_{CC} | 1 | - | - | ms |



14.4.8 USART Timing

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $C_L = 50pF$)

| Parameter | Symbol | Pin name | Conditions | $4.5V \leq V_{CC} < 5.5V$ | | $2.7V \leq V_{CC} < 4.5V$ | | Unit |
|------------------------------|-------------|------------|---------------------------|-----------------------------|-------------------|-----------------------------|-------------------|------|
| | | | | Min | Max | Min | Max | |
| Serial clock cycle time | t_{SCYC} | SCKn | Internal shift clock mode | $4t_{CLKP1}$ | - | $4t_{CLKP1}$ | - | ns |
| SCK ↓ → SOT delay time | t_{SLOVI} | SCKn, SOTn | | - 20 | + 20 | - 30 | + 30 | ns |
| SOT → SCK ↑ delay time | t_{OVSHI} | SCKn, SOTn | | $N \times t_{CLKP1} - 20^*$ | - | $N \times t_{CLKP1} - 30^*$ | - | ns |
| SIN → SCK ↑ setup time | t_{IVSHI} | SCKn, SINn | | $t_{CLKP1} + 45$ | - | $t_{CLKP1} + 55$ | - | ns |
| SCK ↑ → SIN hold time | t_{SHIXI} | SCKn, SINn | | 0 | - | 0 | - | ns |
| Serial clock "L" pulse width | t_{SLSH} | SCKn | External shift clock mode | $t_{CLKP1} + 10$ | - | $t_{CLKP1} + 10$ | - | ns |
| Serial clock "H" pulse width | t_{SHSL} | SCKn | | $t_{CLKP1} + 10$ | - | $t_{CLKP1} + 10$ | - | ns |
| SCK ↓ → SOT delay time | t_{SLOVE} | SCKn, SOTn | | - | $2t_{CLKP1} + 45$ | - | $2t_{CLKP1} + 55$ | ns |
| SIN → SCK ↑ setup time | t_{IVSHE} | SCKn, SINn | | $t_{CLKP1}/2 + 10$ | - | $t_{CLKP1}/2 + 10$ | - | ns |
| SCK ↑ → SIN hold time | t_{SHIXE} | SCKn, SINn | | $t_{CLKP1} + 10$ | - | $t_{CLKP1} + 10$ | - | ns |
| SCK fall time | t_F | SCKn | | - | 20 | - | 20 | ns |
| SCK rise time | t_R | SCKn | | - | 20 | - | 20 | ns |

Notes:

- AC characteristic in CLK synchronized mode
- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "CY96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
These characteristics only guarantee the same relocate port number.

For example, the combination of SCKn and SOTn_R is not guaranteed.

*: Parameter N depends on t_{SCYC} and can be calculated as follows:

- If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then $N = k$, where k is an integer > 2
- If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then $N = k + 1$, where k is an integer > 1

Examples:

| | |
|---|---|
| t_{SCYC} | N |
| $4 \times t_{CLKP1}$ | 2 |
| $5 \times t_{CLKP1}$, $6 \times t_{CLKP1}$ | 3 |
| $7 \times t_{CLKP1}$, $8 \times t_{CLKP1}$ | 4 |

14.5 A/D Converter

14.5.1 Electrical Characteristics for the A/D Converter

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$)


| Parameter | Symbol | Pin Name | Value | | | Unit | Remarks |
|---|-----------|-----------|-----------------|--------------------|-----------|----------|---|
| | | | Min | Typ | Max | | |
| Resolution | - | - | - | - | 10 | bit | |
| Total error | - | - | - 3.0 | - | + 3.0 | LSB | |
| Nonlinearity error | - | - | - 2.5 | - | + 2.5 | LSB | |
| Differential Nonlinearity error | - | - | - 1.9 | - | + 1.9 | LSB | |
| Zero transition voltage | V_{OT} | ANn | Typ - 20 | $AV_{SS} + 0.5LSB$ | Typ + 20 | mV | |
| Full scale transition voltage | V_{FST} | ANn | Typ - 20 | $AVRH - 1.5LSB$ | Typ + 20 | mV | |
| Compare time* | - | - | 1.0 | - | 5.0 | μs | $4.5V \leq AV_{CC} \leq 5.5V$ |
| | | | 2.2 | - | 8.0 | μs | $2.7V \leq AV_{CC} < 4.5V$ |
| Sampling time* | - | - | 0.5 | - | - | μs | $4.5V \leq AV_{CC} \leq 5.5V$ |
| | | | 1.2 | - | - | μs | $2.7V \leq AV_{CC} < 4.5V$ |
| Power supply current | I_A | AV_{CC} | - | 2.0 | 3.1 | mA | A/D Converter active |
| | I_{AH} | | - | - | 3.3 | μA | A/D Converter not operated |
| Reference power supply current (between AVRH and AV_{SS}) | I_R | AVRH | - | 520 | 810 | μA | A/D Converter active |
| | I_{RH} | | - | - | 1.0 | μA | A/D Converter not operated |
| Analog input capacity | C_{VIN} | ANn | - | - | 15.6 | pF | |
| Analog impedance | R_{VIN} | ANn | - | - | 2050 | Ω | $4.5V \leq AV_{CC} \leq 5.5V$ |
| | | | - | - | 3600 | Ω | $2.7V \leq AV_{CC} < 4.5V$ |
| Analog port input current (during conversion) | I_{AIN} | ANn | - 0.3 | - | + 0.3 | Ω | $AV_{SS} < V_{AIN} < AV_{CC}$, AVRH |
| Analog input voltage | V_{AIN} | ANn | AV_{SS} | - | AVRH | V | |
| Reference voltage range | - | AVRH | $AV_{CC} - 0.1$ | - | AV_{CC} | V | |
| Variation between channels | - | ANn | - | - | 4.0 | LSB | |

*: Time for each channel.

14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (T_{samp}) depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



R_{ext} : External driving impedance

C_{ext} : Capacitance of PCB at A/D converter input

C_{VIN} : Analog input capacity (I/O, analog switch and ADC are contained)

R_{VIN} : Analog input impedance (I/O, analog switch and ADC are contained)


The following approximation formula for the replacement model above can be used:

$$T_{\text{samp}} = 7.62 \times (R_{\text{ext}} \times C_{\text{ext}} + (R_{\text{ext}} + R_{\text{VIN}}) \times C_{\text{VIN}})$$

- Do not select a sampling time below the absolute minimum permitted value.
($0.5\mu\text{s}$ for $4.5\text{V} \leq AV_{\text{CC}} \leq 5.5\text{V}$, $1.2\mu\text{s}$ for $2.7\text{V} \leq AV_{\text{CC}} < 4.5\text{V}$)
- If the sampling time cannot be sufficient, connect a capacitor of about $0.1\mu\text{F}$ to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current I_{IL} (static current before the sampling switch) or the analog input leakage current I_{AIN} (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current I_{IL} cannot be compensated by an external capacitor.
- The accuracy gets worse as $|AV_{\text{RH}} - AV_{\text{SS}}|$ becomes smaller.

14.5.3 Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point ($0b0000000000 \longleftrightarrow 0b0000000001$) to the full-scale transition point ($0b1111111110 \longleftrightarrow 0b1111111111$).
- Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1LSB.
- Total error : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error and nonlinearity error.
- Zero transition voltage: Input voltage which results in the minimum conversion value.
- Full scale transition voltage: Input voltage which results in the maximum conversion value.



$$1\text{LSB (Ideal value)} = \frac{AV_{RH} - AV_{SS}}{1024} \text{ [V]}$$

$$\text{Total error of digital output N} = \frac{V_{NT} - \{1\text{LSB} \times (N - 1) + 0.5\text{LSB}\}}{1\text{LSB}}$$

N : A/D converter digital output value.

V_{NT} : Voltage at which the digital output changes from 0x(N + 1) to 0xN.

V_{OT} (Ideal value) = AV_{SS} + 0.5LSB[V]

V_{FST} (Ideal value) = AV_{RH} - 1.5LSB[V]

Used Setting

| Mode | Selected Source Clock | Clock/Regulator and FLASH Settings |
|------------|-----------------------|---|
| Run mode | PLL | CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz |
| | Main osc. | CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz |
| | RC clock fast | CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz |
| | RC clock slow | CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz |
| | Sub osc. | CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz |
| Sleep mode | PLL | CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode) |
| | Main osc. | CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode) |
| | RC clock fast | CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode) |
| | RC clock slow | CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode) |
| | Sub osc. | CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode) |
| Timer mode | PLL | CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode |
| | Main osc. | CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode |
| | RC clock fast | CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode |
| | RC clock slow | CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode |
| | Sub osc. | CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode |
| Stop mode | stopped | (All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode |

| Page | Section | Change Results |
|--------------|---|---|
| 52 | ■ELECTRICAL CHARACTERISTICS 7. Flash Memory Write/Erase Characteristics | Changed the Note While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing, be sure to turn the power off by using an external voltage detector. While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function. |
| 56 | ■ORDERING INFORMATION | Deleted the Part number MCU with CAN controller MB96F612RBPMC-GTE2 MB96F613RBPMC-GTE2 MB96F615RBPMC-GTE2 MCU without CAN controller MB96F612ABPMC-GTE2 MB96F613ABPMC-GTE2 MB96F615ABPMC-GTE2 |
| Revision 3.1 | | |
| - | - | Company name and layout design change |
| Rev.*B | | |
| 6, 8, 58, 59 | 1. Product Lineup 3. Pin Assignment 16. Ordering Information 17. Package Dimension | Package description modified to JEDEC description. FPT-48P-M26 → LQA048 |
| 58 | 16. Ordering Information | Added the following part number. MB96F612RBPMC-GS-UJE1, MB96F612RBPMC-GS-UJE2, MB96F613RBPMC-GS-UJE1, MB96F613RBPMC-GS-UJE2, MB96F615RBPMC-GS-UJE1, MB96F615RBPMC-GS-UJE2, MB96F612ABPMC-GS-UJE1, MB96F612ABPMC-GS-UJE2, MB96F613ABPMC-GS-UJE1, MB96F613ABPMC-GS-UJE2, MB96F615ABPMC-GS-UJE1, MB96F615ABPMC-GS-UJE2 |
| Rev.*C | | |
| 58 | 16. Ordering Information | Deleted the Part number MCU without CAN controller MB96F615ABPMC-GS-UJE2 |
| Rev.*D | | |
| - | Marketing Part Numbers changed from an MB prefix to a CY prefix. | |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|-------------------------------|--|
| ARM® Cortex® Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/pmic |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless Connectivity | cypress.com/wireless |

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.