



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	160KB (160K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f615abpmc-gse2



## **Built-in On Chip Debugger (OCD)**

- One-wire debug tool interface
- Break function:
  - ☐ Hardware break: 6 points (shared with code event)
  - □ Software break: 4096 points
- Event function
  - □ Code event: 6 points (shared with hardware break)
  - □ Data event: 6 points
  - □ Event sequencer: 2 levels + reset
- Execution time measurement function
- Trace function: 42 branches
- Security function

### **Flash Memory**

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash
- Low voltage detection during Flash erase or write

# CY96610 Series



14.5.	.2 Accuracy and Setting of the A/D Converter Sampling Time	49
	.3 Definition of A/D Converter Terms	
14.6	Low Voltage Detection Function Characteristics	52
14.7	Flash Memory Write/Erase Characteristics	54
	Example Characteristics	
	Ordering Information	
	Package Dimension	
	Major Changes	
	ument History	
	s, Solutions, and Legal Information	



# 1. Product Lineup

Features			CY96610	Remark		
Product Typ			Flash Memory Product			
Subclock			Subclock can be set by software			
Dual Operat	tion Flash Memory	RAM	-			
32.5KB + 32KB 4KB		CY96F612R, CY96F612A	Product Options			
64.5KB + 32	2KB	10KB	CY96F613R, CY96F613A	R: MCU with CAN		
128.5KB + 3	32KB	10KB	CY96F615R, CY96F615A	A: MCU without CAN		
Package			LQFP-48			
			LQA048			
DMA			2ch			
USART			3ch	LIN-USART 2/7/8		
	with automatic LIN-Heatransmission/reception	ader	Yes (only 1ch)	LIN-USART 2		
	with 16 byte RX- and TX-FIFO		No			
8/10-bit A/D	Converter		16ch	AN 0/1/3/4/6 to 10/ 12/14/16/24/25/30/31		
	with Data Buffer		No			
	with Range Comparato	r	Yes			
	with Scan Disable		No			
	with ADC Pulse Detecti	ion	No			
16-bit Reloa	ad Timer (RLT)		3ch	RLT 1/3/6		
16-bit Free-	Running Timer (FRT)		4ch	FRT 0 to 3 FRT 0 to 3 does not have external clock input pin		
16-hit Innut	Capture Unit (ICU)		7ch	ICU 0/1/4 to 6/9/10		
10 bit input	Captare Offit (100)		(3 channels for LIN-USART)	(ICU 6/9/10 for LIN-USART)		
16 bit Outpu	ut Compare Unit (OCU)		5ch	OCU 0/1/4/6/7		
10-bit Outpu	at Compare Offit (OCO)		0011	(OCU 4 for FRT clear)		
8/16-bit Pro	grammable Pulse Genera	itor (PPG)	8ch (16-bit) / 16ch (8-bit)	PPG 0/1/3/4/6/7/12/14		
	with Timing point captu	re	Yes			
	with Start delay		No			
	with Ramp		No			
Quadrature (QPRC)	Position/Revolution Coun	iter	2ch	QPRC 0/1		
CAN Interfa	се	1ch		CAN 2 32 Message Buffers		
External Inte	errupts (INT)		11ch	INT 0/2/3/4/7 to 13		
Non-Maskal	ble Interrupt (NMI)		1ch			
Real Time C			1ch			
I/O Ports		35 (Dual clock mode) 37 (Single clock mode)				
Clock Calibration Unit (CAL)			1ch			
Clock Output Function			2ch			
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software			
Hardware Watchdog Timer			Yes			
On-chip RC			Yes			
On-chip Deb			Yes			
nte'	55 ·		1			

# Note:

Document Number: 002-04709 Rev.\*D Page 6 of 64

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use
the port relocate function of the general I/O port according to your function use.



Pin Name	Feature	Description
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin

Document Number: 002-04709 Rev.\*D Page **10** of 64



# 5. Pin Circuit Type

Pin No.	I/O Circuit Type*	Pin Name		
1	Supply	AVss		
2	G	AVRH		
3	К	P06_3 / AN3 / PPG3		
4	К	P06_4 / AN4 / PPG4		
5	К	P06_6 / AN6 / PPG6		
6	К	P06_7 / AN7 / PPG7		
7	I	P05_0 / AN8 / SIN2 / INT3_R1		
8	К	P05_1 / AN9 / SOT2		
9	I	P05_2 / AN10 / SCK2		
10	К	P05_4 / AN12 / TOT3 / INT2_R		
11	К	P05_6 / AN14 / INT4_R		
12	К	P07_0 / AN16 / INT0 / NMI		
13	В	P04_0 / X0A		
14	В	P04_1 / X1A		
15	С	MD		
16	Н	P17_0		
17	0	DEBUG I/F		
18	M	P00_0 / INT8 / SCK7_R / PPG0_B		
19	Н	P00_1 / INT9 / SOT7_R / PPG1_B		
20	M	P00_2 / INT10 / SIN7_R		
21	Н	P00_4 / INT12 / SOT8_R / PPG12_B		
22	M	P00_5 / INT13 / SIN8_R / PPG14_B		
23	M	P00_3 / INT11 / SCK8_R / PPG3_B		
24	Н	P01_0 / TIN1 / CKOT1 / OUT0_R		
25	Н	P01_1 / TOT1 / CKOTX1 / OUT1_R		
26	Н	P01_4 / PPG4_B		
27	M	P01_5 / SIN2_R / INT7_R		
28	Н	P01_6 / SOT2_R / PPG6_B		
29	M	P01_7 / SCK2_R / PPG7_B		
30	Н	P02_0 / PPG12 / CKOT1_R		
31	Н	P02_2 / ZIN0 / PPG14 / CKOT0_R		
32	Н	P02_4 / AIN0 / IN0 / TTG0		



Pin No.	I/O Circuit Type*	Pin Name
33	С	RSTX
34	A	X1
35	A	Х0
36	Supply	Vss
37	Supply	Vcc
38	F	С
39	Н	P02_5 / BIN0 / IN1 / TTG1 / ADTG_R
40	К	P03_0 / AIN1 / IN4 / TTG4 / TTG12 / AN24
41	К	P03_1 / BIN1 / IN5 / TTG5 / TTG13 / AN25
42	M	P03_2 / INT10_R / RX2
43	Н	P03_3 / TX2
44	К	P03_6 / ZIN1 / OUT6 / AN30
45	К	P03_7 / OUT7 / AN31
46	К	P06_0 / AN0 / PPG0
47	К	P06_1 / AN1 / PPG1
48	Supply	AVcc

<sup>\*:</sup> See I/O Circuit Type" for details on the I/O circuit types.



# 8. RAMstart Addresses

Devices	Bank 0 RAM Size	RAMSTART0		
CY96F612	4KB	00:7200 <sub>H</sub>		
CY96F613, CY96F615	10KB	00:5A00 <sub>н</sub>		

Document Number: 002-04709 Rev.\*D



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
40	35C <sub>H</sub>	-	-	40	Reserved
41	358 <sub>H</sub>	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 <sub>H</sub>	PPG4	Yes	42	Programmable Pulse Generator 4
43	350 <sub>H</sub>	-	-	43	Reserved
44	34C <sub>H</sub>	PPG6	Yes	44	Programmable Pulse Generator 6
45	348 <sub>H</sub>	PPG7	Yes	45	Programmable Pulse Generator 7
46	344 <sub>H</sub>	-	-	46	Reserved
47	340 <sub>H</sub>	-	-	47	Reserved
48	33C <sub>H</sub>	-	-	48	Reserved
49	338 <sub>H</sub>	-	-	49	Reserved
50	334 <sub>H</sub>	PPG12	Yes	50	Programmable Pulse Generator 12
51	330 <sub>H</sub>	-	-	51	Reserved
52	32C <sub>H</sub>	PPG14	Yes	52	Programmable Pulse Generator 14
53	328 <sub>H</sub>	-	-	53	Reserved
54	324 <sub>H</sub>	-	-	54	Reserved
55	320 <sub>H</sub>	-	-	55	Reserved
56	31C <sub>H</sub>	-	-	56	Reserved
57	318 <sub>H</sub>	-	-	57	Reserved
58	314 <sub>H</sub>	-	-	58	Reserved
59	310 <sub>H</sub>	RLT1	Yes	59	Reload Timer 1
60	30C <sub>H</sub>	-	-	60	Reserved
61	308 <sub>H</sub>	RLT3	Yes	61	Reload Timer 3
62	304 <sub>H</sub>	-	-	62	Reserved
63	300 <sub>H</sub>	-	-	63	Reserved
64	2FC <sub>H</sub>	RLT6	Yes	64	Reload Timer 6
65	2F8 <sub>H</sub>	ICU0	Yes	65	Input Capture Unit 0
66	2F4 <sub>H</sub>	ICU1	Yes	66	Input Capture Unit 1
67	2F0 <sub>H</sub>	-	-	67	Reserved
68	2EC <sub>H</sub>	-	-	68	Reserved
69	2E8 <sub>H</sub>	ICU4	Yes	69	Input Capture Unit 4
70	2E4 <sub>H</sub>	ICU5	Yes	70	Input Capture Unit 5
71	2E0 <sub>H</sub>	ICU6	Yes	71	Input Capture Unit 6
72	2DC <sub>H</sub>	-	-	72	Reserved
73	2D8 <sub>H</sub>	-	-	73	Reserved
74	2D4 <sub>H</sub>	ICU9	Yes	74	Input Capture Unit 9
75	2D0 <sub>H</sub>	ICU10	Yes	75	Input Capture Unit 10
76	2CC <sub>H</sub>	-	-	76	Reserved
77	2C8 <sub>H</sub>	OCU0	Yes	77	Output Compare Unit 0
78	2C4 <sub>H</sub>	OCU1	Yes	78	Output Compare Unit 1
79	2С0 <sub>н</sub>	-	-	79	Reserved
80	2BC <sub>H</sub>	-	-	80	Reserved



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
81	2B8 <sub>H</sub>	OCU4	Yes	81	Output Compare Unit 4
82	2B4 <sub>H</sub>	-	-	82	Reserved
83	2B0 <sub>H</sub>	OCU6	Yes	83	Output Compare Unit 6
84	2AC <sub>H</sub>	OCU7	Yes	84	Output Compare Unit 7
85	2A8 <sub>H</sub>	-	-	85	Reserved
86	2A4 <sub>H</sub>	-	-	86	Reserved
87	2A0 <sub>H</sub>	-	-	87	Reserved
88	29C <sub>H</sub>	-	-	88	Reserved
89	298 <sub>H</sub>	FRT0	Yes	89	Free-Running Timer 0
90	294 <sub>H</sub>	FRT1	Yes	90	Free-Running Timer 1
91	290н	FRT2	Yes	91	Free-Running Timer 2
92	28C <sub>H</sub>	FRT3	Yes	92	Free-Running Timer 3
93	288 <sub>H</sub>	RTC0	No	93	Real Time Clock
94	284 <sub>H</sub>	CAL0	No	94	Clock Calibration Unit
95	280 <sub>H</sub>	-	-	95	Reserved
96	27C <sub>H</sub>	-	-	96	Reserved
97	278 <sub>H</sub>	-	-	97	Reserved
98	274 <sub>H</sub>	ADC0	Yes	98	A/D Converter 0
99	270 <sub>H</sub>	-	-	99	Reserved
100	26C <sub>H</sub>	-	-	100	Reserved
101	268 <sub>H</sub>	-	-	101	Reserved
102	264 <sub>H</sub>	-	-	102	Reserved
103	260 <sub>H</sub>	-	-	103	Reserved
104	25C <sub>H</sub>	-	-	104	Reserved
105	258 <sub>H</sub>	LINR2	Yes	105	LIN USART 2 RX
106	254 <sub>H</sub>	LINT2	Yes	106	LIN USART 2 TX
107	250 <sub>H</sub>	-	-	107	Reserved
108	24C <sub>H</sub>	-	-	108	Reserved
109	248 <sub>H</sub>	-	-	109	Reserved
110	244 <sub>H</sub>	-	-	110	Reserved
111	240 <sub>H</sub>	-	-	111	Reserved
112	23C <sub>H</sub>	-	-	112	Reserved
113	238 <sub>H</sub>	-	-	113	Reserved
114	234 <sub>H</sub>	-	-	114	Reserved
115	230 <sub>H</sub>	LINR7	Yes	115	LIN USART 7 RX
116	22C <sub>H</sub>	LINT7	Yes	116	LIN USART 7 TX
117	228 <sub>H</sub>	LINR8	Yes	117	LIN USART 8 RX
118	224 <sub>H</sub>	LINT8	Yes	118	LIN USART 8 TX
119	220 <sub>H</sub>	-	-	119	Reserved
120	21C <sub>H</sub>	-	-	120	Reserved
121	218 <sub>H</sub>	-	-	121	Reserved



## 12.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

#### **CAUTION:**

Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

Document Number: 002-04709 Rev.\*D Page 29 of 64



# 13. Handling Devices

### **Special Care is Required for the Following when Handling the Device:**

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- Serial communication
- Mode Pin (MD)

## 13.1 Latch-Up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V<sub>CC</sub> or lower than V<sub>SS</sub> is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AV<sub>CC</sub> power supply is applied before the V<sub>CC</sub> voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV<sub>CC</sub>, AVRH) exceed the digital power-supply voltage.

#### 13.2 Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than  $2k\Omega$ .

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

#### 13.3 External Clock Usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See



## 13.7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs

It is required to turn the A/D converter power supply (AV<sub>CC</sub>, AVRH) and analog inputs (ANn) on after turning the digital power supply (V<sub>CC</sub>) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed  $AV_{CC}$  Input voltage for ports shared with analog input ports also must not exceed  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable)

#### 13.8 Pin Handling when Not Using the A/D Converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as  $AV_{CC} = V_{CC} AV_{SS} = AVRH = V_{SS}$ .

#### 13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than  $50\mu s$  from 0.2V to 2.7V.

#### 13.10Stabilization of Power Supply Voltage

If the power supply voltage varies acutely even within the operation safety range of the  $V_{CC}$  power supply voltage, a malfunction may occur. The  $V_{CC}$  power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that  $V_{CC}$  ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard  $V_{CC}$  power supply voltage and the transient fluctuation rate becomes  $0.1V/\mu s$  or less in instantaneous fluctuation for power supply switching.

#### 13.11 Serial Communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

### 13.12Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.

Document Number: 002-04709 Rev.\*D



# 14.3.2 Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$ 

			0V, I <sub>A</sub> = - 40°C to +		Value			_	
Parameter	Symbol	Pin Name	Conditions	Min Typ		Max	Unit	Remarks	
		5	-	V <sub>cc</sub> ×0.7	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input	
	V <sub>IH</sub>	Port inputs Pnn_m	-	V <sub>CC</sub> ×0.8	-	V <sub>CC</sub> + 0.3	٧	AUTOMOTIVE Hysteresis input	
"H" level input	V <sub>IHX0S</sub>	X0	External clock in "Fast Clock Input mode"	VD×0.8	-	VD	V	VD=1.8V±0.15V	
voltage	V <sub>IHX0AS</sub>	X0A	External clock in "Oscillation mode"	V <sub>CC</sub> ×0.8	-	V <sub>CC</sub> + 0.3	V		
	$V_{IHR}$	RSTX	-	V <sub>CC</sub> ×0.8	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input	
	$V_{IHM}$	MD	-	V <sub>CC</sub> - 0.3	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input	
	V <sub>IHD</sub>	DEBUG I/F	-	2.0	-	V <sub>CC</sub> + 0.3	V	TTL Input	
			-	V <sub>SS</sub> - 0.3	_	V <sub>cc</sub> ×0.3	V	CMOS Hysteresis input	
	V <sub>IL</sub>	Port inputs Pnn_m	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> ×0.5	V	AUTOMOTIVE Hysteresis input	
"L" level input	V <sub>ILX0S</sub>	Х0	External clock in "Fast Clock Input mode"	V <sub>SS</sub>	-	VD×0.2	V	VD=1.8V±0.15V	
voltage	V <sub>ILX0AS</sub>	X0A	External clock in "Oscillation mode"	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> ×0.2	V		
	$V_{ILR}$	RSTX	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> ×0.2	V	CMOS Hysteresis input	
	V <sub>ILM</sub>	MD	-	V <sub>SS</sub> - 0.3	-	V <sub>SS</sub> + 0.3	V	CMOS Hysteresis input	
	$V_{ILD}$	DEBUG I/F	-	V <sub>SS</sub> - 0.3	-	0.8	V	TTL Input	
"H" level output voltage	V <sub>OH4</sub>	4mA type	$I_{OH} = -4mA$ $I_{OH} = -4mA$ $I_{OH} = -1.5mA$	V <sub>cc</sub> - 0.5	-	Vcc	V		
"L" level	V <sub>OL4</sub>	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +1.7mA$		-	0.4	V		
	V <sub>OLD</sub>	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	V		
Input leak current	I <sub>IL</sub>	Pnn_m	$V_{SS} < V_I < V_{CC}$ $AV_{SS} < V_I < AV_{CC}$ , AVRH	- 1	-	+ 1	μA		
Pull-up resistance value	R <sub>PU</sub>	Pnn_m	V <sub>CC</sub> = 5.0V ±10%	25	50	100	kΩ	_	
Input capacitance	C <sub>IN</sub>	Other than C, Vcc, Vss, AVcc, AVss, AVRH	-	-	5	15	pF		





# 14.4 AC Characteristics

## 14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

B		Pin	Value			1114	Bernander
Parameter	Symbol	Name	Min	Тур	Max	Unit	Remarks
			4	-	8	MHz	When using a crystal oscillator, PLL off
Input frequency	f <sub>C</sub>	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off
, , , , ,			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
land francisco	f <sub>FCI</sub>	XO	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency			4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t <sub>CYLH</sub>	-	125	-	-	ns	
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	-	55	-	-	ns	





Document Number: 002-04709 Rev.\*D



## 14.4.8 USART Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C, C_L = 50pF)$ 

Parameter	Symbol	Pin name	Conditions	4.5V ≤ Vcc <	5.5V	2.7V ≤ V <sub>CC</sub> <4.5V		Uni	
Farameter	Symbol	Fill flame	Conditions	Min	Max	Min	Max	t	
Serial clock cycle time	t <sub>SCYC</sub>	SCKn		4t <sub>CLKP1</sub>	-	4t <sub>CLKP1</sub>	-	ns	
SCK ↓ →SOT delay time	t <sub>SLOVI</sub>	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns	
SOT → SCK ↑ delay time	t <sub>ovshi</sub>	SCKn, SOTn	Internal shift clock	N×tclkp1- 20*	-	N×t <sub>CLKP1</sub> -30*	-	ns	
SIN → SCK ↑ setup time	t <sub>IVSHI</sub>	SCKn, SINn	mode	t <sub>CLKP1</sub> + 45	-	tclkp1 + 55	-	ns	
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXI</sub>	SCKn, SINn		0	-	0	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKn		tclkp1+ 10	-	t <sub>CLKP1</sub> + 10	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVE</sub>	SCKn, SOTn	External	-	2t <sub>CLKP1</sub> + 45	-	2tclkp1 + 55	ns	
SIN → SCK ↑ setup time	t <sub>IVSHE</sub>	SCKn, SINn	shift clock mode	t <sub>CLKP1</sub> /2+ 10	-	t <sub>CLKP1</sub> /2 + 10	-	ns	
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXE</sub>	SCKn, SINn		tclkp1+ 10	-	t <sub>CLKP1</sub> + 10	-	ns	
SCK fall time	t <sub>F</sub>	SCKn		-	20	-	20	ns	
SCK rise time	t <sub>R</sub>	SCKn		-	20	-	20	ns	

#### Notes:

- AC characteristic in CLK synchronized mode
- C<sub>L</sub> is he load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters.
   These parameters are shown in "CY96600 series HARDWARE MANUAL".
- t<sub>CLKP1</sub> indicates the peripheral clock 1 (CLKP1), Unit: ns These characteristics only guarantee the same relocate port number.

For example, the combination of SCKn and SOTn\_R is not guaranteed.

- \*: Parameter N depends on tscyc and can be calculated as follows:
- If  $t_{SCYC} = 2 \times k \times t_{CLKP1}$ , then N = k, where k is an integer > 2
- If  $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$ , then N = k + 1, where k is an integer > 1 Examples:

tscyc	N
4 xtclkp1	2
5 xtclkp1, 6 xtclkp1	3
7 xtclkp1, 8 xtclkp1	4

Document Number: 002-04709 Rev.\*D Page **45** of 64




# 14.4.9 External Input Timing


 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

0000						
	Symbol		Value			
Parameter		Pin Name	Min	Max	Unit	Remarks
Input pulse width	t <sub>INH</sub> , t <sub>INL</sub>	Pnn_m	2t <sub>CLKP1</sub> +200 (t <sub>CLKP1</sub> =1/f <sub>CLKP1</sub> )*		ns	General Purpose I/O
		ADTG_R				A/D Converter trigger input
		TINn				Reload Timer
		TTGn		-		PPG trigger input
		INn				Input Capture
		AlNn, BlNn, ZlNn				Quadrature Position/Revolutior Counter
		INTn, INTn_R, INTn_R1	200	-	ns	External Interrupt
		NMI				Non-Maskable Interrupt

<sup>\*:</sup> tclkP1 indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.








 $V_{OT}$  (Ideal value) =  $AV_{SS} + 0.5LSB[V]$ 


V<sub>FST</sub> (Ideal value) = AVRH - 1.5LSB[V]



# 15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value. CY96F615







Page	Section	Change Results
58	16. Ordering Information	Revised Marketing Part Numbers as follows:  Before)  MCU with CAN Controller  MB96F612RBPMC-GS-E1  MB96F612RBPMC-GS-UJE1  MB96F612RBPMC-GS-UJE2  MB96F612RBPMC-GS-UJE2  MB96F613RBPMC-GSE1  MB96F613RBPMC-GSE1  MB96F613RBPMC-GS-UJE1  MB96F613RBPMC-GS-UJE2  MB96F613RBPMC-GS-UJE2  MB96F613RBPMC-GS-UJE2  MB96F615RBPMC-GSE1  MB96F615RBPMC-GSE1  MB96F615RBPMC-GSE1  MB96F615RBPMC-GS-UJE1  MB96F615RBPMC-GS-UJE2  MB96F615RBPMC-GS-UJE2  MB96F612ABPMC-GS-UJE2  MB96F612ABPMC-GSE1  MB96F612ABPMC-GSE1  MB96F612ABPMC-GS-UJE1  MB96F613ABPMC-GS-UJE2  MB96F613ABPMC-GS-UJE2  MB96F613ABPMC-GS-UJE1  MB96F613ABPMC-GS-UJE1  MB96F613ABPMC-GS-UJE1  MB96F613ABPMC-GS-UJE1  MB96F613ABPMC-GS-UJE1  MB96F613ABPMC-GS-UJE1  MB96F613ABPMC-GS-UJE1  MB96F613ABPMC-GS-UJE1  MB96F615ABPMC-GS-UJE1  MB96F615ABPMC-GS-UJE1  MB96F615ABPMC-GS-UJE1  MB96F615ABPMC-GS-UJE1  MB96F615ABPMC-GS-UJE1  MB96F615ABPMC-GSE2  MB96F615ABPMC-GS-UJE1
58	16. Ordering Information	After)  MCU with CAN Controller  CY96F612RBPMC-GS-UJE1  CY96F612RBPMC-GS-UJE2  CY96F613RBPMC-GS-UJE2  CY96F613RBPMC-GS-UJE2  CY96F613RBPMC-GS-UJERE2  CY96F615RBPMC-GS-UJE1  CY96F615RBPMC-GS-UJE2  CY96F615RBPMC-GS-UJE2  CY96F612ABPMC-GS-UJE1  CY96F612ABPMC-GS-UJE1  CY96F613ABPMC-GS-UJE1  CY96F613ABPMC-GS-UJE2  CY96F613ABPMC-GS-UJE2  CY96F613ABPMC-GS-UJE2  CY96F615ABPMC-GS-UJE2



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless Connectivity cypress.com/wireless

#### **PSoC® Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

# **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04709 Rev.\*D Revised November 30, 2017 Page 64 of 64