

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	160KB (160K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f615abpmc-gte1



Contents

Feat	tures	1
1.	Product Lineup	6
2.	Block Diagram	7
3.	Pin Assignment	8
4.	Pin Description	9
5.	Pin Circuit Type	11
6.	I/O Circuit Type	13
7.	Memory Map	18
8.	RAMstart Addresses	19
9.	User ROM Memory Map for Flash Devices	20
10.	Serial Programming Communication Interface	21
11.	Interrupt Vector Table	22
12.	Handling Precautions	26
12.1	Precautions for Product Design	26
12.2	Precautions for Package Mounting	27
12.3	Precautions for Use Environment	29
13.	Handling Devices	30
13.1	Latch-Up Prevention	30
13.2	Unused Pins Handling	30
13.3	External Clock Usage	30
13.3	.1 Single Phase External Clock for Main Oscillator	31
13.3	.2 Single Phase External Clock for Sub Oscillator	31
13.3	.3 Opposite Phase External Clock	31
13.4	Notes on PLL Clock Mode Operation	31
13.5		
13.6	- /	
13.7		
13.8		
13.9		
13.1		
13.1		
13.1	2 Mode Pin (MD)	
14.	Electrical Characteristics	
14.1		
14.2	The second of th	
14.3		
	.1 Current Rating	
14.3	.2 Pin Characteristics	
14.4		
	.1 Main Clock Input Characteristics	
	.2 Sub Clock Input Characteristics	
	.3 Built-in RC Oscillation Characteristics	
	.4 Internal Clock Timing	
	.5 Operating Conditions of PLL	
	.6 Reset Input	
	.7 Power-on Reset Timing	
	.8 USART Timing	
	.9 External Input Timing	
14.5		
14.5	.1 Electrical Characteristics for the A/D Converter	48

CY96610 Series



14.5.	.2 Accuracy and Setting of the A/D Converter Sampling Time	49
	.3 Definition of A/D Converter Terms	
14.6	Low Voltage Detection Function Characteristics	52
14.7	Flash Memory Write/Erase Characteristics	54
	Example Characteristics	
	Ordering Information	
	Package Dimension	
	Major Changes	
	ument History	
	s, Solutions, and Legal Information	



1. Product Lineup

	Features		CY96610	Remark		
Product Typ			Flash Memory Product			
Subclock			Subclock can be set by software			
Dual Operat	tion Flash Memory	RAM	-			
32.5KB + 32KB 4KB		CY96F612R, CY96F612A	Product Options			
64.5KB + 32	2KB	10KB	CY96F613R, CY96F613A	R: MCU with CAN		
128.5KB + 3	32KB	10KB	CY96F615R, CY96F615A	A: MCU without CAN		
Package			LQFP-48			
			LQA048			
DMA			2ch			
USART			3ch	LIN-USART 2/7/8		
	with automatic LIN-Heatransmission/reception	ader	Yes (only 1ch)	LIN-USART 2		
	with 16 byte RX- and TX-FIFO		No			
8/10-bit A/D	Converter		16ch	AN 0/1/3/4/6 to 10/ 12/14/16/24/25/30/31		
	with Data Buffer		No			
	with Range Comparato	r	Yes			
	with Scan Disable		No			
	with ADC Pulse Detecti	ion	No			
16-bit Reloa	ad Timer (RLT)		3ch	RLT 1/3/6		
16-bit Free-	Running Timer (FRT)		4ch	FRT 0 to 3 FRT 0 to 3 does not have external clock input pin		
16-hit Innut	Capture Unit (ICU)		7ch	ICU 0/1/4 to 6/9/10		
10 bit input	Captare Offit (100)		(3 channels for LIN-USART)	(ICU 6/9/10 for LIN-USART)		
16 bit Outpu	ut Compare Unit (OCU)		5ch	OCU 0/1/4/6/7		
10-bit Outpu	at Compare Offit (OCO)		0011	(OCU 4 for FRT clear)		
8/16-bit Pro	grammable Pulse Genera	itor (PPG)	8ch (16-bit) / 16ch (8-bit)	PPG 0/1/3/4/6/7/12/14		
	with Timing point captu	re	Yes			
	with Start delay		No			
	with Ramp		No			
Quadrature (QPRC)	Position/Revolution Coun	iter	2ch	QPRC 0/1		
CAN Interfa	ace		1ch	CAN 2 32 Message Buffers		
External Inte	errupts (INT)		11ch	INT 0/2/3/4/7 to 13		
Non-Maskal	ble Interrupt (NMI)		1ch			
	me Clock (RTC)				1ch	
I/O Ports			35 (Dual clock mode) 37 (Single clock mode)			
Clock Calibration Unit (CAL)		1ch				
Clock Output Function			2ch			
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software			
Hardware Watchdog Timer			Yes			
On-chip RC			Yes			
On-chip Deb			Yes			
nte'	55 ·		1			

Note:

Document Number: 002-04709 Rev.*D Page 6 of 64

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use
the port relocate function of the general I/O port according to your function use.



5. Pin Circuit Type

Pin No.	I/O Circuit Type*	Pin Name		
1	Supply	AVss		
2	G	AVRH		
3	К	P06_3 / AN3 / PPG3		
4	К	P06_4 / AN4 / PPG4		
5	К	P06_6 / AN6 / PPG6		
6	К	P06_7 / AN7 / PPG7		
7	I	P05_0 / AN8 / SIN2 / INT3_R1		
8	К	P05_1 / AN9 / SOT2		
9	I	P05_2 / AN10 / SCK2		
10	К	P05_4 / AN12 / TOT3 / INT2_R		
11	К	P05_6 / AN14 / INT4_R		
12	К	P07_0 / AN16 / INT0 / NMI		
13	В	P04_0 / X0A		
14	В	P04_1 / X1A		
15	С	MD		
16	Н	P17_0		
17	0	DEBUG I/F		
18	M	P00_0 / INT8 / SCK7_R / PPG0_B		
19	Н	P00_1 / INT9 / SOT7_R / PPG1_B		
20	M	P00_2 / INT10 / SIN7_R		
21	Н	P00_4 / INT12 / SOT8_R / PPG12_B		
22	M	P00_5 / INT13 / SIN8_R / PPG14_B		
23	M	P00_3 / INT11 / SCK8_R / PPG3_B		
24	Н	P01_0 / TIN1 / CKOT1 / OUT0_R		
25	Н	P01_1 / TOT1 / CKOTX1 / OUT1_R		
26	Н	P01_4 / PPG4_B		
27	M	P01_5 / SIN2_R / INT7_R		
28	Н	P01_6 / SOT2_R / PPG6_B		
29	M	P01_7 / SCK2_R / PPG7_B		
30	Н	P02_0 / PPG12 / CKOT1_R		
31	Н	P02_2 / ZIN0 / PPG14 / CKOT0_R		
32	Н	P02_4 / AIN0 / IN0 / TTG0		



Pin No.	I/O Circuit Type*	Pin Name
33	С	RSTX
34	A	X1
35	A	Х0
36	Supply	Vss
37	Supply	Vcc
38	F	С
39	Н	P02_5 / BIN0 / IN1 / TTG1 / ADTG_R
40	К	P03_0 / AIN1 / IN4 / TTG4 / TTG12 / AN24
41	К	P03_1 / BIN1 / IN5 / TTG5 / TTG13 / AN25
42	M	P03_2 / INT10_R / RX2
43	Н	P03_3 / TX2
44	К	P03_6 / ZIN1 / OUT6 / AN30
45	К	P03_7 / OUT7 / AN31
46	К	P06_0 / AN0 / PPG0
47	К	P06_1 / AN1 / PPG1
48	Supply	AVcc

^{*:} See I/O Circuit Type" for details on the I/O circuit types.



10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

CY96610								
Pin Number	Normal Function							
7		SIN2						
8	USART2	SOT2						
9		SCK2						
20		SIN7_R						
19	USART7	SOT7_R						
18		SCK7_R						
22		SIN8_R						
21	USART8	SOT8_R						
23		SCK8_R						

Document Number: 002-04709 Rev.*D



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
81	2B8 _H	OCU4	Yes	81	Output Compare Unit 4
82	2B4 _H	-	-	82	Reserved
83	2B0 _H	OCU6	Yes	83	Output Compare Unit 6
84	2AC _H	OCU7	Yes	84	Output Compare Unit 7
85	2A8 _H	-	-	85	Reserved
86	2A4 _H	-	-	86	Reserved
87	2A0 _H	-	-	87	Reserved
88	29C _H	-	-	88	Reserved
89	298 _H	FRT0	Yes	89	Free-Running Timer 0
90	294 _H	FRT1	Yes	90	Free-Running Timer 1
91	290 _H	FRT2	Yes	91	Free-Running Timer 2
92	28C _H	FRT3	Yes	92	Free-Running Timer 3
93	288 _H	RTC0	No	93	Real Time Clock
94	284 _H	CAL0	No	94	Clock Calibration Unit
95	280 _H	-	-	95	Reserved
96	27C _H	-	-	96	Reserved
97	278 _H	-	-	97	Reserved
98	274 _H	ADC0	Yes	98	A/D Converter 0
99	270 _H	-	-	99	Reserved
100	26C _H	-	-	100	Reserved
101	268 _H	-	-	101	Reserved
102	264 _H	-	-	102	Reserved
103	260 _H	-	-	103	Reserved
104	25C _H	-	-	104	Reserved
105	258 _H	LINR2	Yes	105	LIN USART 2 RX
106	254 _H	LINT2	Yes	106	LIN USART 2 TX
107	250 _H	-	-	107	Reserved
108	24C _H	-	-	108	Reserved
109	248 _H	-	-	109	Reserved
110	244 _H	-	-	110	Reserved
111	240н	-	-	111	Reserved
112	23C _H	-	-	112	Reserved
113	238 _H	-	-	113	Reserved
114	234 _H	-	-	114	Reserved
115	230 _H	LINR7	Yes	115	LIN USART 7 RX
116	22C _H	LINT7	Yes	116	LIN USART 7 TX
117	228 _H	LINR8	Yes	117	LIN USART 8 RX
118	224 _H	LINT8	Yes	118	LIN USART 8 TX
119	220 _H	-	-	119	Reserved
120	21C _H	-	-	120	Reserved
121	218 _H	-	-	121	Reserved



CAUTION:

The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- Be sure that abnormal current flows do not occur during the power-on sequence.
- Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■ Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■ Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Document Number: 002-04709 Rev.*D Page 27 of 64



■ Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■ Lead-Free Packaging

CAUTION:

When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- 2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C. When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styro foam or other highly static-prone materials for storage of completed board assemblies.

Document Number: 002-04709 Rev.*D Page 28 of 64



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

		0 1111	R	ating		
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Power supply voltage ^[1]	V _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	
Analog power supply voltage ^[1]	AV _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{CC} = AV_{CC}^{[2]}$
Analog reference voltage ^[1]	AVRH	-	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH, AVRH ≥ AV _{SS}
Input voltage[1]	Vi	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_1 \le V_{CC} + 0.3V^{[3]}$
Output voltage ^[1]	Vo	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_0 \le V_{CC} + 0.3V^{[3]}$
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins [4]
Total Maximum Clamp Current	Σ I _{CLAMP}	-	-	13	mA	Applicable to general purpose I/O pins [4]
"L" level maximum output current	I _{OL}	-	-	15	mA	
"L" level average output current	I _{OLAV}	-	-	4	mA	
"L" level maximum overall output current	ΣI _{OL}	-	-	32	mA	
"L" level average overall output current	ΣI _{OLAV}	-	-	16	mA	
"H" level maximum output current	I _{OH}	-	-	-15	mA	
"H" level average output current	I _{OHAV}	-	-	-4	mA	
"H" level maximum overall output current	Σι _{οн}	-	-	-32	mA	
"H" level average overall output current	ΣI _{OHAV}	-	-	-16	mA	
Power consumption ^[5]	P _D	T _A = +125°C	-	284 ^[6]	mW	
Operating ambient temperature	T _A	-	-40	+125 ^[7]	°C	
Storage temperature	T _{STG}	-	-55	+150	°C	

^{[1]:} This parameter is based on $V_{SS} = AV_{SS} = 0V$.

[2]: AV_{CC} and V_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.

[3]: V_I and V_O should not exceed V_{CC} + 0.3V. V_I should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/Output voltages of standard ports depend on V_{CC} .

[4]:


- Applicable to all general purpose I/O pins (Pnn_m).
- Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

Document Number: 002-04709 Rev.*D Page 33 of 64



- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
- The DEBUG I/F pin has only a protective diode against VSS. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

Sample recommended circuits:



[5]: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

IA is the analog current consumption into AVCC.

- [6]: Worst case value for a package mounted on single layer PCB at specified TA without air flow.
- [7]: Write/erase to a large sector in flash memory is warranted with T_A ≤ + 105°C.

WARNING:

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



14.3 DC Characteristics

14.3.1 Current Rating

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

		Pin	= 0V, I _A = - 40°C to + 125°C)		Value		11	Demonde
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Run mode with CLKS1/2 =	-	25	1	mA	T _A = +25°C
	I _{CCPLL}		CLKB = CLKP1/2 = 32MHz Flash 0 wait (CLKRC and CLKSC stopped)	-	-	34	mA	T _A = +105°C
			(CERRC and CERSC Stopped)	-	-	35	mA	T _A = +125°C
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	T _A = +25°C
	I _{CCMAIN}		Flash 0 wait (CLKPLL, CLKSC and CLKRC	-	-	7.5	mA	T _A = +105°C
			stopped)	-	-	8.5	mA	T _A = +125°C
		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	1.7	-	mA	T _A = +25°C	
Power supply current in Run modes ^[1]	I _{CCRCH}	Vcc	2MHz Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	-	5.5	mA	T _A = +105°C
				-	-	6.5	mA	T _A = +125°C
		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	0.15	-	mA	T _A = +25°C	
	I _{CCRCL}		100kHz Flash 0 wait (CLKMC, CLKPLL and CLKSC	-	-	3.2	mA	T _A = +105°C
			stopped)	-	-	4.2	mA	T _A = +125°C
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz Flash 0 wait (CLKMC, CLKPLL and CLKRC	-	0.1	-	mA	T _A = +25°C
	I _{CCSUB}			-	-	3	mA	T _A = +105°C
			stopped)	-	-	4	mA	T _A = +125°C





14.4 AC Characteristics

14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

B	Oh. al	Pin	Value			1114	Barranta
Parameter	Symbol	Name	Min	Тур	Max	Unit	Remarks
			4	1	8	MHz	When using a crystal oscillator, PLL off
Input frequency	f _C	X0, X1	-	ı	8	MHz	When using an opposite phase external clock, PLL off
			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
land francisco	,	V0	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency	f _{FCI}	X0	4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t _{CYLH}	-	125	-	-	ns	
Input clock pulse width	P _{WH} , P _{WL}	-	55	-	-	ns	






Document Number: 002-04709 Rev.*D




14.4.2 Sub Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$

D		Pin	0 1141	Value				
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
Input frequency	f _{CL}	X0A, X1A	-	-	32.768	-	kHz	When using an oscillation circuit
			-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock
Input clock cycle	t _{CYLL}	-	-	10	-	-	μs	
Input clock pulse width	-	-	P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL}	30	-	70	%	








14.4.5 Operating Conditions of PLL

($V_{CC} = AV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = 0V$, $T_A = -40$ °C to + 125°C)


B	Symbol	Value			1114	Dde
Parameter		Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz
PLL input clock frequency	f _{PLLI}	4	-	8	MHz	
PLL oscillation clock frequency	f _{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL phase jitter	t _{PSKEW}	-5		+5	ns	For CLKMC (PLL input clock) ≥ 4MHz



14.4.6 Reset Input

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

Parameter	Symbol	Pin Name	Va	Unit	
Parameter			Min	Max	Onit
Reset input time		RSTX	10	-	μs
Rejection of reset input time	^I RSTL		1	-	μs






14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance R_{ext}, the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained)

R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used:


Tsamp = $7.62 \times (Rext \times Cext + (Rext + R_{VIN}) \times C_{VIN})$

- Do not select a sampling time below the absolute minimum permitted value. $(0.5\mu s \text{ for } 4.5V \le AV_{CC} \le 5.5V, 1.2\mu s \text{ for } 2.7V \le AV_{CC} < 4.5V)$
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1μF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AV_{SS}| becomes smaller.

14.5.3 Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b0000000000 ←→ 0b0000000001) to the full-scale transition point (0b11111111110 ←→ 0b1111111111).
- Differential nonlinearity error: Deviation from the ideal value of the input voltage that is required to change the output code by 1LSB.
- Total error : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error and nonlinearity error.
- Zero transition voltage: Input voltage which results in the minimum conversion value.
- Full scale transition voltage: Input voltage which results in the maximum conversion value.





$$\frac{V_{(N+1)T} - V_{NT}}{1ISB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$

: A/D converter digital output value.

Vo : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST}: Voltage at which the digital output changes from 0x3FE to 0x3FF. V_{NT} : Voltage at which the digital output changes from 0x(N-1) to 0xN.



14.7 Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

Parameter		Conditions	Value			l lmi4	Domonico
		Conditions	Min	Тур	Max	Unit	Remarks
	Large Sector	Ta≤+105°C	-	1.6	7.5	s	Includes write time prior to internal erase.
Sector erase time	Small Sector	-	-	0.4	2.1	s	
	Security Sector	-	-	0.31	1.65	s	
Word (16-bit) write	Large Sector	Ta≤+105°C	-	25	400	μs Not including system	Not including system-level
time	Small Sector	-	-	25	400	μs	overheadtime.
Chip erase time		Ta≤+ 105°C	-	5.11	25.05	s	Includes write time prior to internal erase.

Note:

While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ μ s to +0.004V/ μ s) after the external power falls below the detection voltage (V_{DLX})*1.

Write/Erase cycles and data hold time

Write/Erase Cycles (Cycle)	Data Hold Time (Year)
1,000	20 [2]
10,000	10 [2]
100,000	5 [2]

^{[1]:}See "14.6 Low Voltage Detection Function Characteristics".


[2]:This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°c).


Document Number: 002-04709 Rev.*D Page **54** of 64



15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value. CY96F615







Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04709 Rev.*D Revised November 30, 2017 Page 64 of 64