

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | M8C   |
| Core Size                  | 8-Bit   |
| Speed                      | 24MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART   |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 24  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.25V  |
| Data Converters            | A/D 4x14b; D/A 4x9b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 28-SSOP (0.209", 5.30mm Width)  |
| Supplier Device Package    | 28-SSOP   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c28445-24pvxit">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c28445-24pvxit</a> |

**Figure 6. Analog System Block Diagram for CY8C28x23 Devices**



**Figure 7. Analog System Block Diagram for CY8C28x13 Devices**



## System Resources

System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a multiplier, multiple decimators, switch mode pump, low voltage detection, and power on reset. Statements describing the merits of each system resource follow:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.

- Up to four decimators provide custom hardware filters for digital signal processing applications such as Delta-Sigma ADCs and CapSense capacitive sensor measurement.
- Up to two I<sup>2</sup>C resources provide 0 to 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported. I<sup>2</sup>C resources have hardware address detection capability.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.5 V battery cell, providing a low cost boost converter.

## PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks, and 12, 6, or 4 analog blocks. [Table 1](#) lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted in this table.

**Table 1. PSoC Device Characteristics**

| PSoC Part Number | Digital I/O | Digital Rows | Digital Blocks | Analog Inputs | Analog Outputs | Analog Columns | Analog Blocks               | SRAM Size | Flash Size |
|------------------|-------------|--------------|----------------|---------------|----------------|----------------|-----------------------------|-----------|------------|
| CY8C29x66        | up to 64    | 4            | 16             | up to 12      | 4              | 4              | 12                          | 2 K       | 32 K       |
| CY8C28xxx        | up to 44    | up to 3      | up to 12       | up to 44      | up to 4        | up to 6        | up to 12 + 4 <sup>[2]</sup> | 1 K       | 16 K       |
| CY8C27x43        | up to 44    | 2            | 8              | up to 12      | 4              | 4              | 12                          | 256       | 16 K       |
| CY8C24x94        | up to 56    | 1            | 4              | up to 48      | 2              | 2              | 6                           | 1 K       | 16 K       |
| CY8C24x23A       | up to 24    | 1            | 4              | up to 12      | 2              | 2              | 6                           | 256       | 4 K        |
| CY8C23x33        | up to 26    | 1            | 4              | up to 12      | 2              | 2              | 4                           | 256       | 8 K        |
| CY8C22x45        | up to 38    | 2            | 8              | up to 38      | 0              | 4              | 6 <sup>[2]</sup>            | 1 K       | 16 K       |
| CY8C21x45        | up to 24    | 1            | 4              | up to 24      | 0              | 4              | 6 <sup>[2]</sup>            | 512       | 8 K        |
| CY8C21x34        | up to 28    | 1            | 4              | up to 28      | 0              | 2              | 4 <sup>[2]</sup>            | 512       | 8 K        |
| CY8C21x23        | up to 16    | 1            | 4              | up to 8       | 0              | 2              | 4 <sup>[2]</sup>            | 256       | 4 K        |
| CY8C20x34        | up to 28    | 0            | 0              | up to 28      | 0              | 0              | 3 <sup>[2,3]</sup>          | 512       | 8 K        |
| CY8C20xx6        | up to 36    | 0            | 0              | up to 36      | 0              | 0              | 3 <sup>[2,3]</sup>          | up to 2 K | up to 32 K |

### Notes


2. Limited analog functionality.
3. Two analog blocks and one CapSense®.

## 44-pin Part Pinout

**Table 5. 44-pin Part Pinout (TQFP)**

| Pin No. | Type    |           | Pin Name        | Description   |
|---------|---------|-----------|-----------------|---|
|         | Digital | Analog    |                 |   |
| 1       | I/O     | M         | P2[5]           |   |
| 2       | I/O     | I, M      | P2[3]           | Direct switched capacitor block input. <sup>[9]</sup>                         |
| 3       | I/O     | I, M      | P2[1]           | Direct switched capacitor block input. <sup>[9]</sup>                         |
| 4       | I/O     | M         | P4[7]           |   |
| 5       | I/O     | M         | P4[5]           |   |
| 6       | I/O     | M         | P4[3]           |   |
| 7       | I/O     | M         | P4[1]           |   |
| 8       | Output  |           | SMP             | Switch Mode Pump (SMP) connection to external components.                     |
| 9       | I/O     | M         | P3[7]           |   |
| 10      | I/O     | M         | P3[5]           |   |
| 11      | I/O     | M         | P3[3]           |   |
| 12      | I/O     | M         | P3[1]           |   |
| 13      | I/O     | M         | P1[7]           | I2C0 Serial Clock (SCL).  |
| 14      | I/O     | M         | P1[5]           | I2C0 Serial Data (SDA).   |
| 15      | I/O     | M         | P1[3]           |   |
| 16      | I/O     | M         | P1[1]           | Crystal Input (XTALin), I2C0 Serial Clock (SCL), ISSP-SCLK <sup>[4]</sup> .   |
| 17      | Power   |           | V <sub>SS</sub> | Ground connection.  |
| 18      | I/O     | M         | P1[0]           | Crystal Output (XTALout), I2C0 Serial Data (SDA), ISSP-SDATA <sup>[4]</sup> . |
| 19      | I/O     | M         | P1[2]           | I2C1 Serial Data (SDA). <sup>[7]</sup>  |
| 20      | I/O     | M         | P1[4]           | Optional External Clock Input (EXTCLK).                                       |
| 21      | I/O     | M         | P1[6]           | I2C1 Serial Clock (SCL). <sup>[7]</sup>                                       |
| 22      | I/O     | M         | P3[0]           | I2C1 Serial Data (SDA). <sup>[7]</sup>  |
| 23      | I/O     | M         | P3[2]           | I2C1 Serial Clock (SCL). <sup>[7]</sup>                                       |
| 24      | I/O     | M         | P3[4]           |   |
| 25      | I/O     | M         | P3[6]           |   |
| 26      | Input   |           | XRES            | Active high external reset with internal pull-down.                           |
| 27      | I/O     | M         | P4[0]           |   |
| 28      | I/O     | M         | P4[2]           |   |
| 29      | I/O     | M         | P4[4]           |   |
| 30      | I/O     | M         | P4[6]           |   |
| 31      | I/O     | I, M      | P2[0]           | Direct switched capacitor block input. <sup>[10]</sup>                        |
| 32      | I/O     | I, M      | P2[2]           | Direct switched capacitor block input. <sup>[10]</sup>                        |
| 33      | I/O     | M         | P2[4]           | External Analog Ground (AGND).  |
| 34      | I/O     | M         | P2[6]           | External Voltage Reference (V <sub>Ref</sub> ).                               |
| 35      | I/O     | I, M, S   | P0[0]           | Analog column mux and SAR ADC input. <sup>[5]</sup>                           |
| 36      | I/O     | I/O, M S  | P0[2]           | Analog column mux and SAR ADC input. Analog column output. <sup>[5, 8]</sup>  |
| 37      | I/O     | I/O, M, S | P0[4]           | Analog column mux and SAR ADC input. Analog column output. <sup>[5, 8]</sup>  |
| 38      | I/O     | I, M, S   | P0[6]           | Analog column mux and SAR ADC input. <sup>[5]</sup>                           |
| 39      | Power   |           | V <sub>DD</sub> | Supply voltage.   |
| 40      | I/O     | I, M, S   | P0[7]           | Analog column mux and SAR ADC input. <sup>[5]</sup>                           |
| 41      | I/O     | I/O, M, S | P0[5]           | Analog column mux and SAR ADC input. Analog column output. <sup>[5, 6]</sup>  |
| 42      | I/O     | I/O, M, S | P0[3]           | Analog column mux and SAR ADC input. Analog column output. <sup>[5, 6]</sup>  |
| 43      | I/O     | I, M, S   | P0[1]           | Analog column mux and SAR ADC input. <sup>[5]</sup>                           |
| 44      | I/O     |           | P2[7]           |   |

**CY8C28513, and CY8C28545  
44-pin PSoC Devices**



**LEGEND:** A = Analog, I = Input, O = Output, S = SAR ADC Input, and M = Analog Mux Bus Input.

**Table 8. CY8C28x03 Register Map Bank 0 Table: User Space**

| Name     | Addr (0,Hex) | Access | Name     | Addr (0,Hex) | Access | Name     | Addr (0,Hex) | Access | Name      | Addr (0,Hex) | Access |
|----------|--------------|--------|----------|--------------|--------|----------|--------------|--------|-----------|--------------|--------|
| PRT0DR   | 00           | RW     | DBC20DR0 | 40           | #      |          | 80           |        | RDI2RI    | C0           | RW     |
| PRT0IE   | 01           | RW     | DBC20DR1 | 41           | W      |          | 81           |        | RDI2SYN   | C1           | RW     |
| PRT0GS   | 02           | RW     | DBC20DR2 | 42           | RW     |          | 82           |        | RDI2IS    | C2           | RW     |
| PRT0DM2  | 03           | RW     | DBC20CR0 | 43           | #      |          | 83           |        | RDI2LT0   | C3           | RW     |
| PRT1DR   | 04           | RW     | DBC21DR0 | 44           | #      |          | 84           |        | RDI2LT1   | C4           | RW     |
| PRT1IE   | 05           | RW     | DBC21DR1 | 45           | W      |          | 85           |        | RDI2R00   | C5           | RW     |
| PRT1GS   | 06           | RW     | DBC21DR2 | 46           | RW     |          | 86           |        | RDI2R01   | C6           | RW     |
| PRT1DM2  | 07           | RW     | DBC21CR0 | 47           | #      |          | 87           |        | RDI2DSM   | C7           | RW     |
| PRT2DR   | 08           | RW     | DCC22DR0 | 48           | #      |          | 88           |        |           | C8           |        |
| PRT2IE   | 09           | RW     | DCC22DR1 | 49           | W      |          | 89           |        |           | C9           |        |
| PRT2GS   | 0A           | RW     | DCC22DR2 | 4A           | RW     |          | 8A           |        |           | CA           |        |
| PRT2DM2  | 0B           | RW     | DCC22CR0 | 4B           | #      |          | 8B           |        |           | CB           |        |
| PRT3DR   | 0C           | RW     | DCC23DR0 | 4C           | #      |          | 8C           |        |           | CC           |        |
| PRT3IE   | 0D           | RW     | DCC23DR1 | 4D           | W      |          | 8D           |        |           | CD           |        |
| PRT3GS   | 0E           | RW     | DCC23DR2 | 4E           | RW     |          | 8E           |        |           | CE           |        |
| PRT3DM2  | 0F           | RW     | DCC23CR0 | 4F           | #      |          | 8F           |        |           | CF           |        |
| PRT4DR   | 10           | RW     |          | 50           |        |          | 90           |        | CUR_PP    | D0           | RW     |
| PRT4IE   | 11           | RW     |          | 51           |        |          | 91           |        | STK_PP    | D1           | RW     |
| PRT4GS   | 12           | RW     |          | 52           |        |          | 92           |        |           | D2           |        |
| PRT4DM2  | 13           | RW     |          | 53           |        |          | 93           |        | IDX_PP    | D3           | RW     |
| PRT5DR   | 14           | RW     |          | 54           |        |          | 94           |        | MVR_PP    | D4           | RW     |
| PRT5IE   | 15           | RW     |          | 55           |        |          | 95           |        | MVW_PP    | D5           | RW     |
| PRT5GS   | 16           | RW     |          | 56           |        |          | 96           |        | I2C0_CFG  | D6           | RW     |
| PRT5DM2  | 17           | RW     |          | 57           |        |          | 97           |        | I2C0_SCR  | D7           | #      |
|          | 18           |        |          | 58           |        |          | 98           |        | I2C0_DR   | D8           | RW     |
|          | 19           |        |          | 59           |        |          | 99           |        | I2C0_MSCR | D9           | #      |
|          | 1A           |        |          | 5A           |        |          | 9A           |        | INT_CLR0  | DA           | RW     |
|          | 1B           |        |          | 5B           |        |          | 9B           |        | INT_CLR1  | DB           | RW     |
|          | 1C           |        |          | 5C           |        |          | 9C           |        | INT_CLR2  | DC           | RW     |
|          | 1D           |        |          | 5D           |        |          | 9D           |        | INT_CLR3  | DD           | RW     |
|          | 1E           |        |          | 5E           |        |          | 9E           |        | INT_MSK3  | DE           | RW     |
|          | 1F           |        |          | 5F           |        |          | 9F           |        | INT_MSK2  | DF           | RW     |
| DBC00DR0 | 20           | #      |          | 60           |        |          | A0           |        | INT_MSK0  | E0           | RW     |
| DBC00DR1 | 21           | W      |          | 61           |        |          | A1           |        | INT_MSK1  | E1           | RW     |
| DBC00DR2 | 22           | RW     |          | 62           |        |          | A2           |        | INT_VC    | E2           | RC     |
| DBC00CR0 | 23           | #      |          | 63           |        |          | A3           |        | RES_WDT   | E3           | W      |
| DBC01DR0 | 24           | #      |          | 64           |        |          | A4           |        | I2C1_SCR  | E4           | #      |
| DBC01DR1 | 25           | W      |          | 65           |        |          | A5           |        | I2C1_MSCR | E5           | #      |
| DBC01DR2 | 26           | RW     |          | 66           |        |          | A6           |        |           | E6           |        |
| DBC01CR0 | 27           | #      | I2C1_DR  | 67           | RW     |          | A7           |        |           | E7           |        |
| DCC02DR0 | 28           | #      |          | 68           |        | MUL1_X   | A8           | W      | MUL0_X    | E8           | W      |
| DCC02DR1 | 29           | W      |          | 69           |        | MUL1_Y   | A9           | W      | MUL0_Y    | E9           | W      |
| DCC02DR2 | 2A           | RW     | SADC_DH  | 6A           | RW     | MUL1_DH  | AA           | R      | MUL0_DH   | EA           | R      |
| DCC02CR0 | 2B           | #      | SADC_DL  | 6B           | RW     | MUL1_DL  | AB           | R      | MUL0_DL   | EB           | R      |
| DCC03DR0 | 2C           | #      | TMP_DR0  | 6C           | RW     | ACC1_DR1 | AC           | RW     | ACC0_DR1  | EC           | RW     |
| DCC03DR1 | 2D           | W      | TMP_DR1  | 6D           | RW     | ACC1_DR0 | AD           | RW     | ACC0_DR0  | ED           | RW     |
| DCC03DR2 | 2E           | RW     | TMP_DR2  | 6E           | RW     | ACC1_DR3 | AE           | RW     | ACC0_DR3  | EE           | RW     |
| DCC03CR0 | 2F           | #      | TMP_DR3  | 6F           | RW     | ACC1_DR2 | AF           | RW     | ACC0_DR2  | EF           | RW     |
| DBC10DR0 | 30           | #      |          | 70           |        | RDI0RI   | B0           | RW     |           | F0           |        |
| DBC10DR1 | 31           | W      |          | 71           |        | RDI0SYN  | B1           | RW     |           | F1           |        |
| DBC10DR2 | 32           | RW     |          | 72           |        | RDI0IS   | B2           | RW     |           | F2           |        |
| DBC10CR0 | 33           | #      |          | 73           |        | RDI0LT0  | B3           | RW     |           | F3           |        |
| DBC11DR0 | 34           | #      |          | 74           |        | RDI0LT1  | B4           | RW     |           | F4           |        |
| DBC11DR1 | 35           | W      |          | 75           |        | RDI0RO0  | B5           | RW     |           | F5           |        |
| DBC11DR2 | 36           | RW     |          | 76           |        | RDI0RO1  | B6           | RW     |           | F6           |        |
| DBC11CR0 | 37           | #      |          | 77           |        | RDI0DSM  | B7           | RW     | CPU_F     | F7           | RL     |
| DCC12DR0 | 38           | #      |          | 78           |        | RDI1RI   | B8           | RW     |           | F8           |        |
| DCC12DR1 | 39           | W      |          | 79           |        | RDI1SYN  | B9           | RW     |           | F9           |        |
| DCC12DR2 | 3A           | RW     |          | 7A           |        | RDI1IS   | BA           | RW     |           | FA           |        |
| DCC12CR0 | 3B           | #      |          | 7B           |        | RDI1LT0  | BB           | RW     |           | FB           |        |
| DCC13DR0 | 3C           | #      |          | 7C           |        | RDI1LT1  | BC           | RW     |           | FC           |        |
| DCC13DR1 | 3D           | W      |          | 7D           |        | RDI1RO0  | BD           | RW     |           | FD           |        |
| DCC13DR2 | 3E           | RW     |          | 7E           |        | RDI1RO1  | BE           | RW     | CPU_SCR1  | FE           | #      |
| DCC13CR0 | 3F           | #      |          | 7F           |        | RDI1DSM  | BF           | RW     | CPU_SCR0  | FF           | #      |

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

\*Address has a dual purpose, see "Mapping Exceptions" on page 251

**Table 10. CY8C28x13 Register Map Bank 0 Table: User Space**

| Name     | Addr (0,Hex) | Access | Name     | Addr (0,Hex) | Access | Name     | Addr (0,Hex) | Access | Name      | Addr (0,Hex) | Access |
|----------|--------------|--------|----------|--------------|--------|----------|--------------|--------|-----------|--------------|--------|
| PRT0DR   | 00           | RW     | DBC20DR0 | 40           | #      |          | 80           |        | RDI2RI    | C0           | RW     |
| PRT0IE   | 01           | RW     | DBC20DR1 | 41           | W      |          | 81           |        | RDI2SYN   | C1           | RW     |
| PRT0GS   | 02           | RW     | DBC20DR2 | 42           | RW     |          | 82           |        | RDI2IS    | C2           | RW     |
| PRT0DM2  | 03           | RW     | DBC20CR0 | 43           | #      |          | 83           |        | RDI2LT0   | C3           | RW     |
| PRT1DR   | 04           | RW     | DBC21DR0 | 44           | #      |          | 84           |        | RDI2LT1   | C4           | RW     |
| PRT1IE   | 05           | RW     | DBC21DR1 | 45           | W      |          | 85           |        | RDI2R00   | C5           | RW     |
| PRT1GS   | 06           | RW     | DBC21DR2 | 46           | RW     |          | 86           |        | RDI2R01   | C6           | RW     |
| PRT1DM2  | 07           | RW     | DBC21CR0 | 47           | #      |          | 87           |        | RDI2DSM   | C7           | RW     |
| PRT2DR   | 08           | RW     | DCC22DR0 | 48           | #      |          | 88           |        |           | C8           |        |
| PRT2IE   | 09           | RW     | DCC22DR1 | 49           | W      |          | 89           |        |           | C9           |        |
| PRT2GS   | 0A           | RW     | DCC22DR2 | 4A           | RW     |          | 8A           |        |           | CA           |        |
| PRT2DM2  | 0B           | RW     | DCC22CR0 | 4B           | #      |          | 8B           |        |           | CB           |        |
| PRT3DR   | 0C           | RW     | DCC23DR0 | 4C           | #      |          | 8C           |        |           | CC           |        |
| PRT3IE   | 0D           | RW     | DCC23DR1 | 4D           | W      |          | 8D           |        |           | CD           |        |
| PRT3GS   | 0E           | RW     | DCC23DR2 | 4E           | RW     |          | 8E           |        |           | CE           |        |
| PRT3DM2  | 0F           | RW     | DCC23CR0 | 4F           | #      |          | 8F           |        |           | CF           |        |
| PRT4DR   | 10           | RW     |          | 50           |        |          | 90           |        | CUR_PP    | D0           | RW     |
| PRT4IE   | 11           | RW     |          | 51           |        |          | 91           |        | STK_PP    | D1           | RW     |
| PRT4GS   | 12           | RW     |          | 52           |        |          | 92           |        |           | D2           |        |
| PRT4DM2  | 13           | RW     |          | 53           |        |          | 93           |        | IDX_PP    | D3           | RW     |
| PRT5DR   | 14           | RW     |          | 54           |        |          | 94           |        | MVR_PP    | D4           | RW     |
| PRT5IE   | 15           | RW     |          | 55           |        |          | 95           |        | MVW_PP    | D5           | RW     |
| PRT5GS   | 16           | RW     |          | 56           |        |          | 96           |        | I2C0_CFG  | D6           | RW     |
| PRT5DM2  | 17           | RW     |          | 57           |        |          | 97           |        | I2C0_SCR  | D7           | #      |
|          | 18           |        |          | 58           |        |          | 98           |        | I2C0_DR   | D8           | RW     |
|          | 19           |        |          | 59           |        |          | 99           |        | I2C0_MSCR | D9           | #      |
|          | 1A           |        |          | 5A           |        |          | 9A           |        | INT_CLR0  | DA           | RW     |
|          | 1B           |        |          | 5B           |        |          | 9B           |        | INT_CLR1  | DB           | RW     |
|          | 1C           |        |          | 5C           |        |          | 9C           |        | INT_CLR2  | DC           | RW     |
|          | 1D           |        |          | 5D           |        |          | 9D           |        | INT_CLR3  | DD           | RW     |
|          | 1E           |        |          | 5E           |        |          | 9E           |        | INT_MSK3  | DE           | RW     |
|          | 1F           |        |          | 5F           |        |          | 9F           |        | INT_MSK2  | DF           | RW     |
| DBC00DR0 | 20           | #      |          | 60           |        | DEC0_DH  | A0           | RC     | INT_MSK0  | E0           | RW     |
| DBC00DR1 | 21           | W      | AMUX_CFG | 61           | RW     | DEC0_DL  | A1           | RC     | INT_MSK1  | E1           | RW     |
| DBC00DR2 | 22           | RW     |          | 62           |        | DEC1_DH  | A2           | RC     | INT_VC    | E2           | RC     |
| DBC00CR0 | 23           | #      |          | 63           |        | DEC1_DL  | A3           | RC     | RES_WDT   | E3           | W      |
| DBC01DR0 | 24           | #      |          | 64           |        |          | A4           |        |           | E4           |        |
| DBC01DR1 | 25           | W      |          | 65           |        |          | A5           |        |           | E5           |        |
| DBC01DR2 | 26           | RW     |          | 66           |        |          | A6           |        | DEC_CR0*  | E6           | RW     |
| DBC01CR0 | 27           | #      |          | 67           |        |          | A7           |        | DEC_CR1*  | E7           | RW     |
| DCC02DR0 | 28           | #      |          | 68           |        | MUL1_X   | A8           | W      | MUL0_X    | E8           | W      |
| DCC02DR1 | 29           | W      |          | 69           |        | MUL1_Y   | A9           | W      | MUL0_Y    | E9           | W      |
| DCC02DR2 | 2A           | RW     | SADC_DH  | 6A           | RW     | MUL1_DH  | AA           | R      | MUL0_DH   | EA           | R      |
| DCC02CR0 | 2B           | #      | SADC_DL  | 6B           | RW     | MUL1_DL  | AB           | R      | MUL0_DL   | EB           | R      |
| DCC03DR0 | 2C           | #      | TMP_DR0  | 6C           | RW     | ACC1_DR1 | AC           | RW     | ACC0_DR1  | EC           | RW     |
| DCC03DR1 | 2D           | W      | TMP_DR1  | 6D           | RW     | ACC1_DR0 | AD           | RW     | ACC0_DR0  | ED           | RW     |
| DCC03DR2 | 2E           | RW     | TMP_DR2  | 6E           | RW     | ACC1_DR3 | AE           | RW     | ACC0_DR3  | EE           | RW     |
| DCC03CR0 | 2F           | #      | TMP_DR3  | 6F           | RW     | ACC1_DR2 | AF           | RW     | ACC0_DR2  | EF           | RW     |
| DBC10DR0 | 30           | #      |          | 70           |        | RDI0RI   | B0           | RW     |           | F0           |        |
| DBC10DR1 | 31           | W      |          | 71           |        | RDI0SYN  | B1           | RW     |           | F1           |        |
| DBC10DR2 | 32           | RW     |          | 72           |        | RDI0IS   | B2           | RW     |           | F2           |        |
| DBC10CR0 | 33           | #      |          | 73           |        | RDI0LT0  | B3           | RW     |           | F3           |        |
| DBC11DR0 | 34           | #      |          | 74           |        | RDI0LT1  | B4           | RW     |           | F4           |        |
| DBC11DR1 | 35           | W      |          | 75           |        | RDI0RO0  | B5           | RW     |           | F5           |        |
| DBC11DR2 | 36           | RW     |          | 76           |        | RDI0RO1  | B6           | RW     |           | F6           |        |
| DBC11CR0 | 37           | #      |          | 77           |        | RDI0DSM  | B7           | RW     | CPU_F     | F7           | RL     |
| DCC12DR0 | 38           | #      |          | 78           |        | RDI1RI   | B8           | RW     |           | F8           |        |
| DCC12DR1 | 39           | W      |          | 79           |        | RDI1SYN  | B9           | RW     |           | F9           |        |
| DCC12DR2 | 3A           | RW     |          | 7A           |        | RDI1IS   | BA           | RW     |           | FA           |        |
| DCC12CR0 | 3B           | #      |          | 7B           |        | RDI1LT0  | BB           | RW     |           | FB           |        |
| DCC13DR0 | 3C           | #      |          | 7C           |        | RDI1LT1  | BC           | RW     | DAC1_D    | FC           | RW     |
| DCC13DR1 | 3D           | W      |          | 7D           |        | RDI1RO0  | BD           | RW     | DAC0_D    | FD           | RW     |
| DCC13DR2 | 3E           | RW     |          | 7E           |        | RDI1RO1  | BE           | RW     | CPU_SCR1  | FE           | #      |
| DCC13CR0 | 3F           | #      |          | 7F           |        | RDI1DSM  | BF           | RW     | CPU_SCR0  | FF           | #      |

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

\*Address has a dual purpose, see "Mapping Exceptions" on page 251

**Table 17. CY8C28x43 Register Map Bank 1 Table: Configuration Space**

| Name     | Addr (1,Hex) | Access | Name       | Addr (1,Hex) | Access | Name        | Addr (1,Hex) | Access | Name      | Addr (1,Hex) | Access |
|----------|--------------|--------|------------|--------------|--------|-------------|--------------|--------|-----------|--------------|--------|
| PRT0DM0  | 00           | RW     | DBC20FN    | 40           | RW     |             | 80           |        | RDI2RI    | C0           | RW     |
| PRT0DM1  | 01           | RW     | DBC20IN    | 41           | RW     | SADC_TSCMPL | 81           | RW     | RDI2SYN   | C1           | RW     |
| PRT0IC0  | 02           | RW     | DBC20OU    | 42           | RW     | SADC_TSCMPH | 82           | RW     | RDI2IS    | C2           | RW     |
| PRT0IC1  | 03           | RW     | DBC20CR1   | 43           | RW     |             | 83           |        | RDI2LT0   | C3           | RW     |
| PRT1DM0  | 04           | RW     | DBC21FN    | 44           | RW     |             | 84           |        | RDI2LT1   | C4           | RW     |
| PRT1DM1  | 05           | RW     | DBC21IN    | 45           | RW     |             | 85           |        | RDI2R00   | C5           | RW     |
| PRT1IC0  | 06           | RW     | DBC21OU    | 46           | RW     |             | 86           |        | RDI2R01   | C6           | RW     |
| PRT1IC1  | 07           | RW     | DBC21CR1   | 47           | RW     |             | 87           |        | RDI2DSM   | C7           | RW     |
| PRT2DM0  | 08           | RW     | DCC22FN    | 48           | RW     |             | 88           |        |           | C8           |        |
| PRT2DM1  | 09           | RW     | DCC22IN    | 49           | RW     |             | 89           |        |           | C9           |        |
| PRT2IC0  | 0A           | RW     | DCC22OU    | 4A           | RW     |             | 8A           |        |           | CA           |        |
| PRT2IC1  | 0B           | RW     | DCC22CR1   | 4B           | RW     |             | 8B           |        |           | CB           |        |
| PRT3DM0  | 0C           | RW     | DCC23FN    | 4C           | RW     |             | 8C           |        |           | CC           |        |
| PRT3DM1  | 0D           | RW     | DCC23IN    | 4D           | RW     |             | 8D           |        |           | CD           |        |
| PRT3IC0  | 0E           | RW     | DCC23OU    | 4E           | RW     |             | 8E           |        |           | CE           |        |
| PRT3IC1  | 0F           | RW     | DCC23CR1   | 4F           | RW     |             | 8F           |        |           | CF           |        |
| PRT4DM0  | 10           | RW     |            | 50           |        |             | 90           |        | GDI_O_IN  | D0           | RW     |
| PRT4DM1  | 11           | RW     |            | 51           |        | DEC0_CR0    | 91           | RW     | GDI_E_IN  | D1           | RW     |
| PRT4IC0  | 12           | RW     |            | 52           |        | DEC_CR3     | 92           | RW     | GDI_O_OU  | D2           | RW     |
| PRT4IC1  | 13           | RW     |            | 53           |        |             | 93           |        | GDI_E_OU  | D3           | RW     |
| PRT5DM0  | 14           | RW     |            | 54           |        |             | 94           |        | DEC0_CR   | D4           | RW     |
| PRT5DM1  | 15           | RW     |            | 55           |        | DEC1_CR0    | 95           | RW     | DEC1_CR   | D5           | RW     |
| PRT5IC0  | 16           | RW     |            | 56           |        | DEC_CR4     | 96           | RW     | DEC2_CR   | D6           | RW     |
| PRT5IC1  | 17           | RW     |            | 57           |        |             | 97           |        | DEC3_CR   | D7           | RW     |
|          | 18           |        |            | 58           |        |             | 98           |        | MUX_CR0   | D8           | RW     |
|          | 19           |        |            | 59           |        | DEC2_CR0    | 99           | RW     | MUX_CR1   | D9           | RW     |
|          | 1A           |        |            | 5A           |        | DEC_CR5     | 9A           | RW     | MUX_CR2   | DA           | RW     |
|          | 1B           |        |            | 5B           |        |             | 9B           |        | MUX_CR3   | DB           | RW     |
|          | 1C           |        |            | 5C           |        |             | 9C           |        |           | DC           |        |
|          | 1D           |        |            | 5D           |        | DEC3_CR0    | 9D           | RW     | OSC_GO_EN | DD           | RW     |
|          | 1E           |        |            | 5E           |        |             | 9E           |        | OSC_CR4   | DE           | RW     |
|          | 1F           |        |            | 5F           |        |             | 9F           |        | OSC_CR3   | DF           | RW     |
| DBC00FN  | 20           | RW     | CLK_CR0    | 60           | RW     | GDI_O_IN_CR | A0           | RW     | OSC_CR0   | E0           | RW     |
| DBC00IN  | 21           | RW     | CLK_CR1    | 61           | RW     | GDI_E_IN_CR | A1           | RW     | OSC_CR1   | E1           | RW     |
| DBC00OU  | 22           | RW     | ABF_CR0    | 62           | RW     | GDI_O_OU_CR | A2           | RW     | OSC_CR2   | E2           | RW     |
| DBC00CR1 | 23           | RW     | AMD_CR0    | 63           | RW     | GDI_E_OU_CR | A3           | RW     | VLT_CR    | E3           | RW     |
| DBC01FN  | 24           | RW     | CMP_GO_EN  | 64           | RW     | RTC_H       | A4           | RW     | VLT_CMP   | E4           | RW     |
| DBC01IN  | 25           | RW     | CMP_GO_EN1 | 65           | RW     | RTC_M       | A5           | RW     |           | E5           |        |
| DBC01OU  | 26           | RW     | AMD_CR1    | 66           | RW     | RTC_S       | A6           | RW     |           | E6           |        |
| DBC01CR1 | 27           | RW     | ALT_CR0    | 67           | RW     | RTC_CR      | A7           | RW     |           | E7           |        |
| DCC02FN  | 28           | RW     | ALT_CR1    | 68           | RW     | SADC_CR0    | A8           | RW     | IMO_TR    | E8           | RW     |
| DCC02IN  | 29           | RW     | CLK_CR2    | 69           | RW     | SADC_CR1    | A9           | RW     | ILO_TR    | E9           | RW     |
| DCC02OU  | 2A           | RW     | AMUX_CFG1  | 6A           | RW     | SADC_CR2    | AA           | RW     | BDG_TR    | EA           | RW     |
| DCC02CR1 | 2B           | RW     | I2C1_CFG   | 6B           | RW     | SADC_CR3    | AB           | RW     | ECO_TR    | EB           | RW     |
| DCC03FN  | 2C           | RW     | TMP_DR0    | 6C           | RW     | SADC_CR4    | AC           | RW     | MUX_CR4   | EC           | RW     |
| DCC03IN  | 2D           | RW     | TMP_DR1    | 6D           | RW     | I2C0_ADDR   | AD           | RW     | MUX_CR5   | ED           | RW     |
| DCC03OU  | 2E           | RW     | TMP_DR2    | 6E           | RW     | I2C1_ADDR   | AE           | RW     |           | EE           |        |
| DCC03CR1 | 2F           | RW     | TMP_DR3    | 6F           | RW     | AMUX_CLK    | AF           | RW     |           | EF           |        |
| DBC10FN  | 30           | RW     |            | 70           |        | RDI0RI      | B0           | RW     |           | F0           |        |
| DBC10IN  | 31           | RW     | SADC_TSCR0 | 71           | RW     | RDI0SYN     | B1           | RW     |           | F1           |        |
| DBC10OU  | 32           | RW     | SADC_TSCR1 | 72           | RW     | RDI0IS      | B2           | RW     |           | F2           |        |
| DBC10CR1 | 33           | RW     |            | 73           |        | RDI0LT0     | B3           | RW     |           | F3           |        |
| DBC11FN  | 34           | RW     |            | 74           |        | RDI0LT1     | B4           | RW     |           | F4           |        |
| DBC11IN  | 35           | RW     |            | 75           |        | RDI0RO0     | B5           | RW     |           | F5           |        |
| DBC11OU  | 36           | RW     |            | 76           |        | RDI0RO1     | B6           | RW     |           | F6           |        |
| DBC11CR1 | 37           | RW     |            | 77           |        | RDIODSM     | B7           | RW     | CPU_F     | F7           | RL     |
| DCC12FN  | 38           | RW     |            | 78           |        | RDI1RI      | B8           | RW     |           | F8           |        |
| DCC12IN  | 39           | RW     |            | 79           |        | RDI1SYN     | B9           | RW     |           | F9           |        |
| DCC12OU  | 3A           | RW     |            | 7A           |        | RDI1IS      | BA           | RW     | FLS_PR1   | FA           | RW     |
| DCC12CR1 | 3B           | RW     |            | 7B           |        | RDI1LT0     | BB           | RW     |           | FB           |        |
| DCC13FN  | 3C           | RW     |            | 7C           |        | RDI1LT1     | BC           | RW     |           | FC           |        |
| DCC13IN  | 3D           | RW     |            | 7D           |        | RDI1RO0     | BD           | RW     |           | FD           |        |
| DCC13OU  | 3E           | RW     |            | 7E           |        | RDI1RO1     | BE           | RW     | CPU_SCR1  | FE           | #      |
| DCC13CR1 | 3F           | RW     |            | 7F           |        | RDI1DSM     | BF           | RW     | CPU_SCR0  | FF           | #      |

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

\*Address has a dual purpose, see "Mapping Exceptions" on page 251

**Table 19. CY8C28x45 Register Map Bank 1 Table: Configuration Space**

| Name     | Addr (1,Hex) | Access | Name          | Addr (1,Hex) | Access | Name        | Addr (1,Hex) | Access | Name      | Addr (1,Hex) | Access |
|----------|--------------|--------|---------------|--------------|--------|-------------|--------------|--------|-----------|--------------|--------|
| PRT0DM0  | 00           | RW     | DBC20FN       | 40           | RW     |             | 80           | RW     | RDI2RI    | C0           | RW     |
| PRT0DM1  | 01           | RW     | DBC20IN       | 41           | RW     | SADC_TSCMPL | 81           | RW     | RDI2SYN   | C1           | RW     |
| PRT0IC0  | 02           | RW     | DBC20OU       | 42           | RW     | SADC_TSCMPH | 82           | RW     | RDI2IS    | C2           | RW     |
| PRT0IC1  | 03           | RW     | DBC20CR1      | 43           | RW     | ACE_AMD_CR1 | 83           | RW     | RDI2LT0   | C3           | RW     |
| PRT1DM0  | 04           | RW     | DBC21FN       | 44           | RW     |             | 84           | RW     | RDI2LT1   | C4           | RW     |
| PRT1DM1  | 05           | RW     | DBC21IN       | 45           | RW     | ACE_PWM_CR  | 85           | RW     | RDI2R00   | C5           | RW     |
| PRT1IC0  | 06           | RW     | DBC21OU       | 46           | RW     | ACE_ADC0_CR | 86           | RW     | RDI2R01   | C6           | RW     |
| PRT1IC1  | 07           | RW     | DBC21CR1      | 47           | RW     | ACE_ADC1_CR | 87           | RW     | RDI2DSM   | C7           | RW     |
| PRT2DM0  | 08           | RW     | DCC22FN       | 48           | RW     |             | 88           | RW     |           | C8           |        |
| PRT2DM1  | 09           | RW     | DCC22IN       | 49           | RW     | ACE_CLK_CR0 | 89           | RW     |           | C9           |        |
| PRT2IC0  | 0A           | RW     | DCC22OU       | 4A           | RW     | ACE_CLK_CR1 | 8A           | RW     |           | CA           |        |
| PRT2IC1  | 0B           | RW     | DCC22CR1      | 4B           | RW     | ACE_CLK_CR3 | 8B           | RW     |           | CB           |        |
| PRT3DM0  | 0C           | RW     | DCC23FN       | 4C           | RW     |             | 8C           | RW     |           | CC           |        |
| PRT3DM1  | 0D           | RW     | DCC23IN       | 4D           | RW     | ACE01CR1    | 8D           | RW     |           | CD           |        |
| PRT3IC0  | 0E           | RW     | DCC23OU       | 4E           | RW     | ACE01CR2    | 8E           | RW     |           | CE           |        |
| PRT3IC1  | 0F           | RW     | DCC23CR1      | 4F           | RW     | ASE11CR0    | 8F           | RW     |           | CF           |        |
| PRT4DM0  | 10           | RW     |               | 50           |        |             | 90           |        | GDI_O_IN  | D0           | RW     |
| PRT4DM1  | 11           | RW     |               | 51           |        | DEC0_CR0    | 91           | RW     | GDI_E_IN  | D1           | RW     |
| PRT4IC0  | 12           | RW     |               | 52           |        | DEC_CR3     | 92           | RW     | GDI_O_OU  | D2           | RW     |
| PRT4IC1  | 13           | RW     |               | 53           |        |             | 93           |        | GDI_E_OU  | D3           | RW     |
| PRT5DM0  | 14           | RW     |               | 54           |        |             | 94           |        | DEC0_CR   | D4           | RW     |
| PRT5DM1  | 15           | RW     |               | 55           |        | DEC1_CR0    | 95           | RW     | DEC1_CR   | D5           | RW     |
| PRT5IC0  | 16           | RW     |               | 56           |        | DEC_CR4     | 96           | RW     | DEC2_CR   | D6           | RW     |
| PRT5IC1  | 17           | RW     |               | 57           |        |             | 97           |        | DEC3_CR   | D7           | RW     |
|          | 18           |        |               | 58           |        |             | 98           |        | MUX_CR0   | D8           | RW     |
|          | 19           |        |               | 59           |        | DEC2_CR0    | 99           | RW     | MUX_CR1   | D9           | RW     |
|          | 1A           |        |               | 5A           |        | DEC_CR5     | 9A           | RW     | MUX_CR2   | DA           | RW     |
|          | 1B           |        |               | 5B           |        |             | 9B           |        | MUX_CR3   | DB           | RW     |
|          | 1C           |        |               | 5C           |        |             | 9C           |        | IDAC_CR1  | DC           | RW     |
|          | 1D           |        |               | 5D           |        | DEC3_CR0    | 9D           | RW     | OSC_GO_EN | DD           | RW     |
|          | 1E           |        |               | 5E           |        |             | 9E           |        | OSC_CR4   | DE           | RW     |
|          | 1F           |        |               | 5F           |        |             | 9F           |        | OSC_CR3   | DF           | RW     |
| DBC00FN  | 20           | RW     | CLK_CR0       | 60           | RW     | GDI_O_IN_CR | A0           | RW     | OSC_CR0   | E0           | RW     |
| DBC00IN  | 21           | RW     | CLK_CR1       | 61           | RW     | GDI_E_IN_CR | A1           | RW     | OSC_CR1   | E1           | RW     |
| DBC00OU  | 22           | RW     | ABF_CR0       | 62           | RW     | GDI_O_OU_CR | A2           | RW     | OSC_CR2   | E2           | RW     |
| DBC00CR1 | 23           | RW     | AMD_CR0       | 63           | RW     | GDI_E_OU_CR | A3           | RW     | VLT_CR    | E3           | RW     |
| DBC01FN  | 24           | RW     | CMP_GO_EN     | 64           | RW     | RTC_H       | A4           | RW     | VLT_CMP   | E4           | RW     |
| DBC01IN  | 25           | RW     | CMP_GO_EN1    | 65           | RW     | RTC_M       | A5           | RW     | ADC0_TR   | E5           | RW     |
| DBC01OU  | 26           | RW     | AMD_CR1       | 66           | RW     | RTC_S       | A6           | RW     | ADC1_TR   | E6           | RW     |
| DBC01CR1 | 27           | RW     | ALT_CR0       | 67           | RW     | RTC_CR      | A7           | RW     | IDAC_CR2  | E7           | RW     |
| DCC02FN  | 28           | RW     | ALT_CR1       | 68           | RW     | SADC_CR0    | A8           | RW     | IMO_TR    | E8           | RW     |
| DCC02IN  | 29           | RW     | CLK_CR2       | 69           | RW     | SADC_CR1    | A9           | RW     | ILO_TR    | E9           | RW     |
| DCC02OU  | 2A           | RW     | AMUX_CFG1     | 6A           | RW     | SADC_CR2    | AA           | RW     | BDG_TR    | EA           | RW     |
| DCC02CR1 | 2B           | RW     | I2C1_CFG      | 6B           | RW     | SADC_CR3    | AB           | RW     | ECO_TR    | EB           | RW     |
| DCC03FN  | 2C           | RW     | TMP_DR0       | 6C           | RW     | SADC_CR4    | AC           | RW     | MUX_CR4   | EC           | RW     |
| DCC03IN  | 2D           | RW     | TMP_DR1       | 6D           | RW     | I2C0_ADDR   | AD           | RW     | MUX_CR5   | ED           | RW     |
| DCC03OU  | 2E           | RW     | TMP_DR2       | 6E           | RW     | I2C1_ADDR   | AE           | RW     |           | EE           |        |
| DCC03CR1 | 2F           | RW     | TMP_DR3       | 6F           | RW     | AMUX_CLK    | AF           | RW     |           | EF           |        |
| DBC10FN  | 30           | RW     |               | 70           |        | RDI0RI      | B0           | RW     |           | F0           |        |
| DBC10IN  | 31           | RW     | SADC_TSCR0    | 71           | RW     | RDI0SYN     | B1           | RW     |           | F1           |        |
| DBC10OU  | 32           | RW     | SADC_TSCR1    | 72           | RW     | RDI0IS      | B2           | RW     |           | F2           |        |
| DBC10CR1 | 33           | RW     | ACE_AMD_CR0   | 73           | RW     | RDI0LT0     | B3           | RW     |           | F3           |        |
| DBC11FN  | 34           | RW     |               | 74           |        | RDI0LT1     | B4           | RW     |           | F4           |        |
| DBC11IN  | 35           | RW     | ACE_AMX_IN    | 75           | RW     | RDI0R00     | B5           | RW     |           | F5           |        |
| DBC11OU  | 36           | RW     | ACE_CMP_CR0   | 76           | RW     | RDI0R01     | B6           | RW     |           | F6           |        |
| DBC11CR1 | 37           | RW     | ACE_CMP_CR1   | 77           | RW     | RDI0DSM     | B7           | RW     | CPU_F     | F7           | RL     |
| DCC12FN  | 38           | RW     |               | 78           |        | RDI1RI      | B8           | RW     |           | F8           |        |
| DCC12IN  | 39           | RW     | ACE_CMP_GL_EN | 79           | RW     | RDI1SYN     | B9           | RW     |           | F9           |        |
| DCC12OU  | 3A           | RW     | ACE_ALT_CR0   | 7A           | RW     | RDI1IS      | BA           | RW     | FLS_PR1   | FA           | RW     |
| DCC12CR1 | 3B           | RW     | ACE_ABF_CR0   | 7B           | RW     | RDI1LT0     | BB           | RW     |           | FB           |        |
| DCC13FN  | 3C           | RW     |               | 7C           |        | RDI1LT1     | BC           | RW     |           | FC           |        |
| DCC13IN  | 3D           | RW     | ACE0_CR1      | 7D           | RW     | RDI1R00     | BD           | RW     | IDAC_CR0  | FD           | RW     |
| DCC13OU  | 3E           | RW     | ACE0_CR2      | 7E           | RW     | RDI1R01     | BE           | RW     | CPU_SCR1  | FE           | #      |
| DCC13CR1 | 3F           | RW     | ACE0_CR3      | 7F           | RW     | RDI1DSM     | BF           | RW     | CPU_SCR0  | FF           | #      |

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

\*Address has a dual purpose, see "Mapping Exceptions" on page 251

**DC GPIO Specifications**

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 25. DC GPIO Specifications**

| Symbol    | Description                       | Min            | Typ | Max  | Units            | Notes  |
|-----------|-----------------------------------|----------------|-----|------|------------------|--|
| $R_{PU}$  | Pull-up resistor                  | 4              | 5.6 | 8    | $\text{k}\Omega$ |  |
| $R_{PD}$  | Pull-down resistor                | 4              | 5.6 | 8    | $\text{k}\Omega$ |  |
| $V_{OH}$  | High output level                 | $V_{DD} - 1.0$ | —   | —    | V                | $I_{OH} = 10 \text{ mA}$ , $V_{DD} = 4.75 \text{ to } 5.25 \text{ V}$ (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined $I_{OH}$ budget.  |
| $V_{OL}$  | Low output level                  | —              | —   | 0.75 | V                | $I_{OL} = 25 \text{ mA}$ , $V_{DD} = 4.75 \text{ to } 5.25 \text{ V}$ (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined $I_{OL}$ budget. |
| $I_{OH}$  | High level source current         | 10             | —   | —    | mA               | $V_{OH} = V_{DD} - 1.0 \text{ V}$ , see the limitations of the total current in the note for $V_{OH}$ .  |
| $I_{OL}$  | Low level sink current            | 25             | —   | —    | mA               | $V_{OL} = 0.75 \text{ V}$ , see the limitations of the total current in the note for $V_{OL}$ .  |
| $V_{IL}$  | Input low level                   | —              | —   | 0.8  | V                | $V_{DD} = 3.0 \text{ to } 5.25$ .  |
| $V_{IH}$  | Input high level                  | 2.1            | —   | —    | V                | $V_{DD} = 3.0 \text{ to } 5.25$ .  |
| $V_H$     | Input hysteresis                  | —              | 60  | —    | mV               |  |
| $I_{IL}$  | Input leakage (absolute value)    | —              | 1   | —    | nA               | Gross tested to 1 $\mu\text{A}$ .  |
| $C_{IN}$  | Capacitive load on pins as input  | —              | 3.5 | 10   | pF               | Package and pin dependent.<br>Temp = $25^{\circ}\text{C}$ .  |
| $C_{OUT}$ | Capacitive load on pins as output | —              | 3.5 | 10   | pF               | Package and pin dependent.<br>Temp = $25^{\circ}\text{C}$ .  |

**Table 32. 3.3 V DC Analog Output Buffer Specifications**

| Symbol             | Description  | Min                       | Typ | Max                       | Units                        | Notes  |
|--------------------|--|---------------------------|-----|---------------------------|------------------------------|--|
| $C_L$              | Load Capacitance   | —                         | —   | 200                       | pF                           | This specification applies to the external circuit that is being driven by the analog output buffer. |
| $V_{OSOB}$         | Input Offset Voltage (Absolute Value)                          | —                         | 3   | 12                        | mV                           |  |
| $TCV_{OSOB}$       | Average Input Offset Voltage Drift                             | —                         | +6  | 20                        | $\mu\text{V}/^\circ\text{C}$ |  |
| $V_{CMOB}$         | Common-Mode Input Voltage Range                                | 0.5                       | —   | $V_{DD} - 1.0$            | V                            |  |
| $R_{OUTOB}$        | Output Resistance  | —                         | 1   | —                         | $\Omega$                     |  |
|                    | Power = Low  | —                         | 1   | —                         | $\Omega$                     |  |
| $V_{OHIGHOB}$      | High Output Voltage Swing (Load = 1 k $\Omega$ to $V_{DD}/2$ ) | $0.5 \times V_{DD} + 1.0$ | —   | —                         | V                            |  |
|                    | Power = Low  |                           | —   | —                         | V                            |  |
|                    | Power = High   | $0.5 \times V_{DD} + 1.0$ | —   | —                         | V                            |  |
| $V_{OLOWOB}$       | Low Output Voltage Swing (Load = 1 k $\Omega$ to $V_{DD}/2$ )  | —                         | —   | $0.5 \times V_{DD} - 1.0$ | V                            |  |
|                    | Power = Low  | —                         | —   | $0.5 \times V_{DD} - 1.0$ | V                            |  |
|                    | Power = High   | —                         | —   | —                         | V                            |  |
| $I_{SOB}$          | Supply current including bias cell (No Load)                   | —                         | 0.8 | 2.0                       | mA                           |  |
|                    | Power = Low  | —                         | 2.0 | 4.3                       | mA                           |  |
| PSRR <sub>OB</sub> | Supply voltage rejection ratio                                 | 47                        | 64  | —                         | dB                           | $(0.5 \times V_{DD} - 1.0) \leq V_{OUT} \leq (0.5 \times V_{DD} + 0.9)$ .                            |
|                    |  |                           |     |                           |                              |  |

**Table 34. 5-V DC Analog Reference Specifications (continued)**

| Reference<br>ARF_CR<br>[5:3] | Reference Power<br>Settings            | Symbol             | Reference | Description   | Min                           | Typ                           | Max                           | Units |
|------------------------------|--|--------------------|-----------|---|-------------------------------|-------------------------------|-------------------------------|-------|
| 0b001                        | RefPower = High<br>Opamp bias = High   | V <sub>REFHI</sub> | Ref high  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] + P2[6]<br>- 0.055      | P2[4] + P2[6]<br>- 0.019      | P2[4] + P2[6]<br>+ 0.019      | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                         | P2[4]                         | P2[4]                         | -     |
|                              |  | V <sub>REFLO</sub> | Ref low   | P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] - P2[6]<br>- 0.030      | P2[4] - P2[6]<br>+ 0.005      | P2[4] - P2[6]<br>+ 0.035      | V     |
|                              | RefPower = High<br>Opamp bias = Low    | V <sub>REFHI</sub> | Ref high  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] + P2[6]<br>- 0.05       | P2[4] + P2[6]<br>- 0.015      | P2[4] + P2[6]<br>+ 0.021      | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                         | P2[4]                         | P2[4]                         | -     |
|                              |  | V <sub>REFLO</sub> | Ref low   | P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] - P2[6]<br>- 0.033      | P2[4] - P2[6]<br>+ 0.001      | P2[4] - P2[6]<br>+ 0.031      | V     |
|                              | RefPower = Medium<br>Opamp bias = High | V <sub>REFHI</sub> | Ref high  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] + P2[6]<br>- 0.048      | P2[4] + P2[6]<br>- 0.013      | P2[4] + P2[6]<br>+ 0.022      | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                         | P2[4]                         | P2[4]                         | -     |
|                              |  | V <sub>REFLO</sub> | Ref low   | P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] - P2[6]<br>- 0.034      | P2[4] - P2[6]<br>- 0.001      | P2[4] - P2[6]<br>+ 0.031      | V     |
|                              | RefPower = Medium<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref high  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] + P2[6]<br>- 0.047      | P2[4] + P2[6]<br>- 0.012      | P2[4] + P2[6]<br>+ 0.023      | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                         | P2[4]                         | P2[4]                         | -     |
|                              |  | V <sub>REFLO</sub> | Ref low   | P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] - P2[6]<br>- 0.036      | P2[4] - P2[6]<br>- 0.002      | P2[4] - P2[6]<br>+ 0.030      | V     |
| 0b010                        | RefPower = High<br>Opamp bias = High   | V <sub>REFHI</sub> | Ref high  | V <sub>DD</sub>   | V <sub>DD</sub> - 0.028       | V <sub>DD</sub> - 0.010       | V <sub>DD</sub>               | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 -<br>0.014 | V <sub>DD</sub> /2 -<br>0.002 | V <sub>DD</sub> /2 +<br>0.012 | V     |
|                              |  | V <sub>REFLO</sub> | Ref low   | V <sub>SS</sub>   | V <sub>SS</sub>               | V <sub>SS</sub> + 0.004       | V <sub>SS</sub> + 0.008       | V     |
|                              | RefPower = High<br>Opamp bias = Low    | V <sub>REFHI</sub> | Ref high  | V <sub>DD</sub>   | V <sub>DD</sub> - 0.021       | V <sub>DD</sub> - 0.007       | V <sub>DD</sub>               | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 -<br>0.014 | V <sub>DD</sub> /2 -<br>0.001 | V <sub>DD</sub> /2 +<br>0.012 | V     |
|                              |  | V <sub>REFLO</sub> | Ref low   | V <sub>SS</sub>   | V <sub>SS</sub>               | V <sub>SS</sub> + 0.002       | V <sub>SS</sub> + 0.005       | V     |
|                              | RefPower = Medium<br>Opamp bias = High | V <sub>REFHI</sub> | Ref high  | V <sub>DD</sub>   | V <sub>DD</sub> - 0.019       | V <sub>DD</sub> - 0.006       | V <sub>DD</sub>               | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 -<br>0.014 | V <sub>DD</sub> /2 -<br>0.001 | V <sub>DD</sub> /2 +<br>0.012 | V     |
|                              |  | V <sub>REFLO</sub> | Ref low   | V <sub>SS</sub>   | V <sub>SS</sub>               | V <sub>SS</sub> + 0.002       | V <sub>SS</sub> + 0.004       | V     |
|                              | RefPower = Medium<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref high  | V <sub>DD</sub>   | V <sub>DD</sub> - 0.017       | V <sub>DD</sub> - 0.005       | V <sub>DD</sub>               | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 -<br>0.014 | V <sub>DD</sub> /2 -<br>0.001 | V <sub>DD</sub> /2 +<br>0.013 | V     |
|                              |  | V <sub>REFLO</sub> | Ref low   | V <sub>SS</sub>   | V <sub>SS</sub>               | V <sub>SS</sub> + 0.001       | V <sub>SS</sub> + 0.003       | V     |

**Table 34. 5-V DC Analog Reference Specifications (continued)**

| Reference ARF_CR [5:3] | Reference Power Settings               | Symbol             | Reference | Description                            | Min           | Typ           | Max           | Units |
|------------------------|--|--------------------|-----------|--|---------------|---------------|---------------|-------|
| 0b011                  | RefPower = High<br>Opamp bias = High   | V <sub>REFHI</sub> | Ref high  | 3 × Bandgap                            | 3.736         | 3.887         | 4.030         | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.525         | 2.598         | 2.667         | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | Bandgap                                | 1.265         | 1.302         | 1.335         | V     |
|                        | RefPower = High<br>Opamp bias = Low    | V <sub>REFHI</sub> | Ref high  | 3 × Bandgap                            | 3.747         | 3.894         | 4.034         | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.528         | 2.601         | 2.668         | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | Bandgap                                | 1.264         | 1.302         | 1.335         | V     |
|                        | RefPower = Medium<br>Opamp bias = High | V <sub>REFHI</sub> | Ref high  | 3 × Bandgap                            | 3.749         | 3.897         | 4.035         | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.529         | 2.602         | 2.668         | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | Bandgap                                | 1.264         | 1.302         | 1.335         | V     |
|                        | RefPower = Medium<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref high  | 3 × Bandgap                            | 3.751         | 3.899         | 4.037         | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.530         | 2.603         | 2.669         | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | Bandgap                                | 1.264         | 1.302         | 1.335         | V     |
| 0b100                  | RefPower = High<br>Opamp bias = High   | V <sub>REFHI</sub> | Ref high  | 2 × Bandgap + P2[6]<br>(P2[6] = 1.3 V) | 2.483 – P2[6] | 2.578 – P2[6] | 2.669 – P2[6] | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.525         | 2.598         | 2.666         | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | 2 × Bandgap – P2[6]<br>(P2[6] = 1.3 V) | 2.512 – P2[6] | 2.602 – P2[6] | 2.684 – P2[6] | V     |
|                        | RefPower = High<br>Opamp bias = Low    | V <sub>REFHI</sub> | Ref high  | 2 × Bandgap + P2[6]<br>(P2[6] = 1.3 V) | 2.495 – P2[6] | 2.586 – P2[6] | 2.673 – P2[6] | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.528         | 2.601         | 2.668         | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | 2 × Bandgap – P2[6]<br>(P2[6] = 1.3 V) | 2.510 – P2[6] | 2.602 – P2[6] | 2.685 – P2[6] | V     |
|                        | RefPower = Medium<br>Opamp bias = High | V <sub>REFHI</sub> | Ref high  | 2 × Bandgap + P2[6]<br>(P2[6] = 1.3 V) | 2.498 – P2[6] | 2.589 – P2[6] | 2.674 – P2[6] | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.529         | 2.601         | 2.668         | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | 2 × Bandgap – P2[6]<br>(P2[6] = 1.3 V) | 2.509 – P2[6] | 2.601 – P2[6] | 2.685 – P2[6] | V     |
|                        | RefPower = Medium<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref high  | 2 × Bandgap + P2[6]<br>(P2[6] = 1.3 V) | 2.500 – P2[6] | 2.591 – P2[6] | 2.675 – P2[6] | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.530         | 2.603         | 2.669         | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | 2 × Bandgap – P2[6]<br>(P2[6] = 1.3 V) | 2.508 – P2[6] | 2.601 – P2[6] | 2.686 – P2[6] | V     |

**Table 35. 3.3-V DC Analog Reference Specifications (continued)**

| Reference ARF_CR [5:3] | Reference Power Settings                         | Symbol             | Reference | Description   | Min                        | Typ                        | Max                        | Units |
|------------------------|--|--------------------|-----------|---|----------------------------|----------------------------|----------------------------|-------|
| 0b001                  | RefPower = High<br>Opamp bias = High             | V <sub>REFHI</sub> | Ref high  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] + P2[6] - 0.045      | P2[4] + P2[6] - 0.017      | P2[4] + P2[6] + 0.016      | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | -     |
|                        |  | V <sub>REFLO</sub> | Ref low   | P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] - P2[6] - 0.019      | P2[4] - P2[6] + 0.004      | P2[4] - P2[6] + 0.023      | V     |
|                        | RefPower = High<br>Opamp bias = Low              | V <sub>REFHI</sub> | Ref high  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] + P2[6] - 0.036      | P2[4] + P2[6] - 0.012      | P2[4] + P2[6] + 0.013      | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | -     |
|                        |  | V <sub>REFLO</sub> | Ref low   | P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] - P2[6] - 0.021      | P2[4] - P2[6] - 0.001      | P2[4] - P2[6] + 0.021      | V     |
|                        | RefPower = Medium<br>Opamp bias = High           | V <sub>REFHI</sub> | Ref high  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] + P2[6] - 0.034      | P2[4] + P2[6] - 0.011      | P2[4] + P2[6] + 0.013      | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | -     |
|                        |  | V <sub>REFLO</sub> | Ref low   | P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] - P2[6] - 0.023      | P2[4] - P2[6] - 0.002      | P2[4] - P2[6] + 0.016      | V     |
|                        | RefPower = Medium<br>Opamp bias = Low            | V <sub>REFHI</sub> | Ref high  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] + P2[6] - 0.033      | P2[4] + P2[6] - 0.009      | P2[4] + P2[6] + 0.014      | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | -     |
|                        |  | V <sub>REFLO</sub> | Ref low   | P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] - P2[6] - 0.024      | P2[4] - P2[6] - 0.003      | P2[4] - P2[6] + 0.020      | V     |
| 0b010                  | RefPower = High<br>Opamp bias = High             | V <sub>REFHI</sub> | Ref high  | V <sub>DD</sub>   | V <sub>DD</sub> - 0.042    | V <sub>DD</sub> - 0.008    | V <sub>DD</sub>            | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 - 0.035 | V <sub>DD</sub> /2 - 0.001 | V <sub>DD</sub> /2 + 0.031 | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | V <sub>SS</sub>   | V <sub>SS</sub>            | V <sub>SS</sub> + 0.003    | V <sub>SS</sub> + 0.0165   | V     |
|                        | RefPower = High<br>Opamp bias = Low              | V <sub>REFHI</sub> | Ref high  | V <sub>DD</sub>   | V <sub>DD</sub> - 0.035    | V <sub>DD</sub> - 0.005    | V <sub>DD</sub>            | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 - 0.031 | V <sub>DD</sub> /2 - 0.001 | V <sub>DD</sub> /2 + 0.028 | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | V <sub>SS</sub>   | V <sub>SS</sub>            | V <sub>SS</sub> + 0.002    | V <sub>SS</sub> + 0.012    | V     |
|                        | RefPower = Medium<br>Opamp bias = High           | V <sub>REFHI</sub> | Ref high  | V <sub>DD</sub>   | V <sub>DD</sub> - 0.044    | V <sub>DD</sub> - 0.005    | V <sub>DD</sub>            | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 - 0.052 | V <sub>DD</sub> /2         | V <sub>DD</sub> /2 + 0.046 | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | V <sub>SS</sub>   | V <sub>SS</sub>            | V <sub>SS</sub> + 0.002    | V <sub>SS</sub> + 0.014    | V     |
|                        | RefPower = Medium<br>Opamp bias = Low            | V <sub>REFHI</sub> | Ref high  | V <sub>DD</sub>   | V <sub>DD</sub> - 0.036    | V <sub>DD</sub> - 0.004    | V <sub>DD</sub>            | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 - 0.032 | V <sub>DD</sub> /2         | V <sub>DD</sub> /2 + 0.029 | V     |
|                        |  | V <sub>REFLO</sub> | Ref low   | V <sub>SS</sub>   | V <sub>SS</sub>            | V <sub>SS</sub> + 0.001    | V <sub>SS</sub> + 0.012    | V     |
| 0b011                  | All power settings.<br>Not allowed for<br>3.3 V. | -                  | -         | -   | -                          | -                          | -                          | -     |
| 0b100                  | All power settings.<br>Not allowed for<br>3.3 V. | -                  | -         | -   | -                          | -                          | -                          | -     |

#### DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 36. DC Analog PSoC Block Specifications**

| Symbol   | Description                           | Min | Typ   | Max | Units | Notes |
|----------|---------------------------------------|-----|-------|-----|-------|-------|
| $R_{CT}$ | Resistor Unit Value (Continuous Time) | –   | 12.24 | –   | kΩ    |       |
| $C_{SC}$ | Capacitor Unit Value (Switch Cap)     | –   | 80    | –   | fF    |       |

#### DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 37. DC Analog Mux Bus Specifications**

| Symbol    | Description                                     | Min | Typ | Max | Units | Notes                      |
|-----------|---|-----|-----|-----|-------|----------------------------|
| $R_{SW}$  | Switch Resistance to Common Analog Bus          | –   | –   | 400 | Ω     | $V_{DD} \geq 3.0\text{ V}$ |
| $R_{VSS}$ | Resistance of Initialization Switch to $V_{SS}$ | –   | –   | 800 | Ω     |                            |

#### DC SAR10 ADC Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 38. DC SAR10 ADC Specifications**

| Symbol                      | Description   | Min  | Typ  | Max                     | Units | Notes   |
|-----------------------------|---|------|------|-------------------------|-------|---|
| $\text{INL}_{\text{SAR10}}$ | Integral nonlinearity for $V_{REF} \geq 3\text{ V}$   | –2.5 | –    | 2.5                     | LSB   | 10-bit resolution   |
|                             | Integral nonlinearity for $V_{REF} < 3\text{ V}$  | –5   | –    | 5                       | LSB   | 10-bit resolution   |
| $\text{DNL}_{\text{SAR10}}$ | Differential nonlinearity for $V_{REF} \geq 3\text{ V}$   | –1.5 | –    | 1.5                     | LSB   | 10-bit resolution   |
|                             | Differential nonlinearity for $V_{REF} < 3\text{ V}$  | –4   | –    | 4                       | LSB   | 10-bit resolution   |
| $I_{\text{SAR10}}$          | Active current consumption  | 0.08 | 0.5  | 0.497                   | mA    |   |
| $I_{VREFSAR10}$             | Input current into P2[5] when configured as the SAR10 ADC's VREF input.                         | –    | –    | 0.5                     | mA    | The internal voltage reference buffer is disabled in this configuration.  |
| $V_{VREFSAR10}$             | Input reference voltage at P2[5] when configured as the SAR10 ADC's external voltage reference. | 2.7  | –    | $V_{DD} - 0.3\text{ V}$ | V     | When VREF is buffered inside the SAR10 ADC, the voltage level at P2[5] (when configured as the external reference voltage) must always be at least 300 mV less than the chip supply voltage level on the $V_{DD}$ pin.<br>( $V_{VREFSAR10} < (V_{DD} - 300\text{ mV})$ ). |
| $V_{OSSAR10}$               | Offset voltage  | 5    | 7.7  | 10                      | mV    |   |
| $SAR_{\text{IMP}}$          | SAR input impedance   | –    | 1.64 | –                       | MΩ    | Frequency dependant = 1 / $F_s$ °C.<br>142.9 kHz (maximum) and $C_{in} = 4.28\text{ pF}$ (typical)  |

#### AC SAR10 ADC Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 52. AC SAR10 ADC Specifications**

| Symbol               | Description   | Min | Typ | Max   | Units | Notes  |
|----------------------|---|-----|-----|-------|-------|--|
| $F_{\text{INSAR10}}$ | Input clock frequency for SAR10 ADC                         | –   | –   | 2.0   | MHz   |  |
| $F_{\text{SSAR10}}$  | Sample rate for SAR10 ADC<br>SAR10 ADC Resolution = 10 bits | –   | –   | 142.9 | ksp/s | For 10-bit resolution, the sample rate is the ADC's input clock divided by 14. |

#### AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 53. 5 V AC External Clock Specifications**

| Symbol              | Description            | Min   | Typ | Max  | Units | Notes |
|---------------------|------------------------|-------|-----|------|-------|-------|
| $F_{\text{OSCEXT}}$ | Frequency              | 0.093 | –   | 24.6 | MHz   |       |
| –                   | High Period            | 20.6  | –   | 5300 | ns    |       |
| –                   | Low Period             | 20.6  | –   | –    | ns    |       |
| –                   | Power-up IMO to Switch | 150   | –   | –    | μs    |       |

**Table 54. 3.3 V AC External Clock Specifications**

| Symbol              | Description   | Min   | Typ | Max  | Units | Notes |
|---------------------|---|-------|-----|------|-------|-------|
| $F_{\text{OSCEXT}}$ | Frequency with CPU Clock divide by 1 <sup>[28]</sup>            | 0.093 | –   | 12.3 | MHz   |       |
| $F_{\text{OSCEXT}}$ | Frequency with CPU Clock divide by 2 or greater <sup>[29]</sup> | 0.186 | –   | 24.6 | MHz   |       |
| –                   | High Period with CPU Clock divide by 1                          | 41.7  | –   | 5300 | ns    |       |
| –                   | Low Period with CPU Clock divide by 1                           | 41.7  | –   | –    | ns    |       |
| –                   | Power-up IMO to Switch  | 150   | –   | –    | μs    |       |

#### Notes

28. Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.  
 29. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.

## Development Tool Selection

This section presents the development tools available for all current PSoC device families including the CY8C28xxx family.

### Software

#### *PSoC Designer*

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at <http://www.cypress.com>.

#### *PSoC Programmer*

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at <http://www.cypress.com>.

### Development Kits

All development kits can be purchased from the Cypress Online Store.

#### *CY3215-DK Basic Development Kit*

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the content of specific memory locations. Advanced emulation features are supported in PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- Pod kit for CY8C29x66 PSoC Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXE 28-PDIP Chip Samples

### Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

#### *CY3210-MiniProg1*

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXE PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXE PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### *CY3210-PSoCEval1*

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXE PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

## Device Programmers

All device programmers can be purchased from the Cypress Online Store.

### *CY3207ISSP In-System Serial Programmer (ISSP)*

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

**Note** The CY3207ISSP programmer needs the PSoC ISSP software. It is not compatible with the PSoC Programmer

## Accessories (Emulation and Programming)

**Table 60. Emulation and Programming Accessories**

| Part #   | Pin Package | Pod Kit <sup>[35]</sup> | Foot Kit <sup>[36]</sup> | Adapter <sup>[37]</sup>   |
|--|-------------|-------------------------|--------------------------|---|
| CY8C28243-24PVXI   | 20-SSOP     | CY3250-28XXX            | CY3250-20SSOP-FK         |   |
| CY8C28403-24PVXI<br>CY8C28413-24PVXI<br>CY8C28433-24PVXI<br>CY8C28445-24PVXI<br>CY8C28452-24PVXI | 28-SSOP     | CY3250-28XXX            | CY3250-28SSOP-FK         |   |
| CY8C28513-24AXI<br>CY8C28545-24AXI   | 44-TQFP     | CY3250-28XXX            | CY3250-44TQFP-FK         |   |
| CY8C28623-24LTXI<br>CY8C28643-24LTXI<br>CY8C28645-24LTXI   | 48-QFN      | CY3250-28XXXQFN         | CY3250-48QFN-FK          | Adapters can be found at<br><a href="http://www.emulation.com">http://www.emulation.com</a> . |

### Notes

35. Pod kit contains an emulation pod, a flex-cable (connects the pod to the ICE), two feet, and device samples.

36. Foot kit includes surface mount feet that can be soldered to the target PCB.

37. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at  
<http://www.emulation.com>.

## Acronyms

### Acronyms Used

Table 61 lists the acronyms that are used in this document.

**Table 61. Acronyms Used in this Datasheet**

| Acronym | Description   | Acronym | Description                                   |
|---------|---|---------|---|
| AC      | alternating current                                 | MIPS    | million instructions per second               |
| ADC     | analog-to-digital converter                         | OCD     | on-chip debug                                 |
| API     | application programming interface                   | PCB     | printed circuit board                         |
| CMOS    | complementary metal oxide semiconductor             | PDIP    | plastic dual-in-line package                  |
| CPU     | central processing unit                             | PGA     | programmable gain amplifier                   |
| CRC     | cyclic redundancy check                             | PLL     | phase-locked loop                             |
| CT      | continuous time                                     | POR     | power on reset                                |
| DAC     | digital-to-analog converter                         | PPOR    | precision power on reset                      |
| DC      | direct current                                      | PRS     | pseudo-random sequence                        |
| DTMF    | dual-tone multi-frequency                           | PSoC®   | Programmable System-on-Chip                   |
| ECO     | external crystal oscillator                         | PWM     | pulse width modulator                         |
| EEPROM  | electrically erasable programmable read-only memory | QFN     | quad flat no leads                            |
| GPIO    | general purpose I/O                                 | RTC     | real time clock                               |
| ICE     | in-circuit emulator                                 | SAR     | successive approximation                      |
| IDE     | integrated development environment                  | SC      | switched capacitor                            |
| ILO     | internal low speed oscillator                       | SLIMO   | slow IMO                                      |
| IMO     | internal main oscillator                            | SMP     | switch mode pump                              |
| I/O     | input/output  | SOIC    | small-outline integrated circuit              |
| IrDA    | infrared data association                           | SPI™    | serial peripheral interface                   |
| ISSP    | in-system serial programming                        | SRAM    | static random access memory                   |
| LCD     | liquid crystal display                              | SROM    | supervisory read only memory                  |
| LED     | light-emitting diode                                | SSOP    | shrink small-outline package                  |
| LPC     | low power comparator                                | UART    | universal asynchronous receiver / transmitter |
| LVD     | low voltage detect                                  | USB     | universal serial bus                          |
| MAC     | multiply-accumulate                                 | WDT     | watchdog timer                                |
| MCU     | microcontroller unit                                | XRES    | external reset                                |

### Reference Documents

*CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)*

*Design Aids – Reading and Writing PSoC® Flash – AN2015 (001-40459)*

*Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 available at <http://www.cypress.com>.*

## Document Conventions

### Units of Measure

Table 62 lists the unit of measures.

**Table 62. Units of Measure**

| Symbol | Unit of Measure | Symbol | Unit of Measure         |
|--------|-----------------|--------|-------------------------|
| kB     | 1024 bytes      | µs     | microsecond             |
| dB     | decibels        | ms     | millisecond             |
| °C     | degree Celsius  | ns     | nanosecond              |
| fF     | femto farad     | ps     | picosecond              |
| pF     | picofarad       | µV     | microvolts              |
| kHz    | kilohertz       | mV     | millivolts              |
| MHz    | megahertz       | mVpp   | millivolts peak-to-peak |
| rt-Hz  | root hertz      | nV     | nanovolts               |
| kΩ     | kilohm          | V      | volts                   |
| Ω      | ohm             | µW     | microwatts              |
| µA     | microampere     | W      | watt                    |
| mA     | milliampere     | mm     | millimeter              |
| nA     | nanoampere      | ppm    | parts per million       |
| pA     | pikoampere      | %      | percent                 |
| mH     | millihenry      |        |                         |

### Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimals.

## Glossary

|   |   |
|---|---|
| active high                             | 5. A logic signal having its asserted state as the logic 1 state.<br>6. A logic signal having the logic 1 state as the higher voltage of the two states.  |
| analog blocks                           | The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.   |
| analog-to-digital (ADC)                 | A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.  |
| API (Application Programming Interface) | A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.                                      |
| asynchronous                            | A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.  |
| Bandgap reference                       | A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.  |
| bandwidth                               | 1. The frequency range of a message or information processing system measured in hertz.<br>2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum. |

## Glossary *(continued)*

|                                 |   |
|---------------------------------|---|
| duty cycle                      | The relationship of a clock period high time to its low time, expressed as a percent.   |
| emulator                        | Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.   |
| external reset (XRES)           | An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.   |
| flash                           | An electrically programmable and erasable, non-volatile technology that provides users with the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is off.   |
| Flash block                     | The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes.   |
| frequency                       | The number of cycles or events per unit of time, for a periodic function.   |
| gain                            | The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.  |
| I <sup>2</sup> C                | A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I <sup>2</sup> C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I <sup>2</sup> C uses only two bi-directional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode. |
| ICE                             | The in-circuit emulator that allows users to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).   |
| input/output (I/O)              | A device that introduces data into or extracts data from a system.  |
| interrupt                       | A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.   |
| interrupt service routine (ISR) | A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.   |
| jitter                          | <ol style="list-style-type: none"> <li>1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.</li> <li>2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.</li> </ol>   |
| low-voltage detect (LVD)        | A circuit that senses $V_{DD}$ and provides an interrupt to the system when $V_{DD}$ falls lower than a selected threshold.   |
| M8C                             | An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space.  |
| master device                   | A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <b>slave device</b> .   |

## Glossary *(continued)*

|                 |   |
|-----------------|---|
| shift register  | A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.   |
| slave device    | A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device. |
| SRAM            | An acronym for static random access memory. A memory device allowing users to store and retrieve data at a high rate of speed. The term static is used because, after a value has been loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.                                     |
| SROM            | An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.   |
| stop bit        | A signal following a character or block that prepares the receiving device to receive the next character or block.  |
| synchronous     | <ol style="list-style-type: none"> <li>1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.</li> <li>2. A system whose operation is synchronized by a clock signal.</li> </ol>  |
| tri-state       | A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.   |
| UART            | A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.   |
| user modules    | Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level <b>API (Application Programming Interface)</b> for the peripheral function.  |
| user space      | The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.   |
| V <sub>DD</sub> | A name for a power net meaning “voltage drain.” The most positive power supply signal. Usually 5 V or 3.3 V.  |
| V <sub>SS</sub> | A name for a power net meaning “voltage source.” The most negative power supply signal.   |
| watchdog timer  | A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.   |