

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 4x14b; D/A 4x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c28452-24pvxit

Contents

More Information	3	Thermal Impedances	72																																																																																																				
PSoC Designer	3	Capacitance on Crystal Pins	72																																																																																																				
PSoC Functional Overview	4	Solder Reflow Specifications	72																																																																																																				
The PSoC Core	4																																																																																																						
The Digital System	4																																																																																																						
The Analog System	5																																																																																																						
System Resources	8																																																																																																						
PSoC Device Characteristics	8																																																																																																						
Development Tools	10																																																																																																						
PSoC Designer Software Subsystems	10	Software	73																																																																																																				
Designing with PSoC Designer	11	Development Kits	73																																																																																																				
Select User Modules	11	Evaluation Tools	73																																																																																																				
Configure User Modules	11	Device Programmers	74																																																																																																				
Organize and Connect	11	Accessories (Emulation and Programming)	74																																																																																																				
Generate, Verify, and Debug	11																																																																																																						
Pinouts	12																																																																																																						
20-pin Part Pinout	12	Ordering Information	75																																																																																																				
28-pin Part Pinout	13			Ordering Code Definitions	76	44-pin Part Pinout	14			48-pin Part Pinout	15	Acronyms	77	56-pin Part Pinout	16			Acronyms Used	77	Register Reference	18			Register Conventions	18	Reference Documents	77	Register Mapping Tables	18	Electrical Specifications	33	Document Conventions	78	Absolute Maximum Ratings	34			Units of Measure	78	Operating Temperature	34			Numeric Conventions	78	DC Electrical Characteristics	35			Glossary	78	AC Electrical Characteristics	55	Errata	83			Part Numbers Affected	83	Packaging Information	68			Qualification Status	83	Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87
		Ordering Code Definitions	76																																																																																																				
44-pin Part Pinout	14																																																																																																						
48-pin Part Pinout	15	Acronyms	77																																																																																																				
56-pin Part Pinout	16			Acronyms Used	77	Register Reference	18			Register Conventions	18	Reference Documents	77	Register Mapping Tables	18	Electrical Specifications	33	Document Conventions	78	Absolute Maximum Ratings	34			Units of Measure	78	Operating Temperature	34			Numeric Conventions	78	DC Electrical Characteristics	35			Glossary	78	AC Electrical Characteristics	55	Errata	83			Part Numbers Affected	83	Packaging Information	68			Qualification Status	83	Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87														
		Acronyms Used	77																																																																																																				
Register Reference	18																																																																																																						
Register Conventions	18	Reference Documents	77																																																																																																				
Register Mapping Tables	18	Electrical Specifications	33	Document Conventions	78	Absolute Maximum Ratings	34			Units of Measure	78	Operating Temperature	34			Numeric Conventions	78	DC Electrical Characteristics	35			Glossary	78	AC Electrical Characteristics	55	Errata	83			Part Numbers Affected	83	Packaging Information	68			Qualification Status	83	Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87																												
Electrical Specifications	33	Document Conventions	78																																																																																																				
Absolute Maximum Ratings	34			Units of Measure	78	Operating Temperature	34			Numeric Conventions	78	DC Electrical Characteristics	35			Glossary	78	AC Electrical Characteristics	55	Errata	83			Part Numbers Affected	83	Packaging Information	68			Qualification Status	83	Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87																																		
		Units of Measure	78																																																																																																				
Operating Temperature	34			Numeric Conventions	78	DC Electrical Characteristics	35			Glossary	78	AC Electrical Characteristics	55	Errata	83			Part Numbers Affected	83	Packaging Information	68			Qualification Status	83	Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87																																								
		Numeric Conventions	78																																																																																																				
DC Electrical Characteristics	35			Glossary	78	AC Electrical Characteristics	55	Errata	83			Part Numbers Affected	83	Packaging Information	68			Qualification Status	83	Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87																																														
		Glossary	78																																																																																																				
AC Electrical Characteristics	55	Errata	83			Part Numbers Affected	83	Packaging Information	68			Qualification Status	83	Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87																																																				
Errata	83			Part Numbers Affected	83	Packaging Information	68			Qualification Status	83	Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87																																																						
		Part Numbers Affected	83																																																																																																				
Packaging Information	68			Qualification Status	83	Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87																																																												
		Qualification Status	83																																																																																																				
Packaging Dimensions	68			Errata Summary	83							Document History Page	85			Sales, Solutions, and Legal Information	87			Worldwide Sales and Design Support	87			Products	87			PSoC® Solutions	87			Cypress Developer Community	87			Technical Support	87																																																																		
		Errata Summary	83																																																																																																				
		Document History Page	85																																																																																																				
		Sales, Solutions, and Legal Information	87																																																																																																				
		Worldwide Sales and Design Support	87																																																																																																				
		Products	87																																																																																																				
		PSoC® Solutions	87																																																																																																				
		Cypress Developer Community	87																																																																																																				
		Technical Support	87																																																																																																				

More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article “[How to Design with PSoC® 1, PowerPSoC®, and PLC – KBA88292](#)”. Following is an abbreviated list for PSoC 1:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: [PSoC 1](#), [PSoC 3](#), [PSoC 4](#), [PSoC 5LP](#)
- In addition, PSoC Designer includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 1 are:
 - [Getting Started with PSoC® 1 – AN75320](#)
 - [PSoC® 1 - Getting Started with GPIO – AN2094](#)
 - [PSoC® 1 Analog Structure and Configuration – AN74170](#)
 - [PSoC® 1 Switched Capacitor Analog Blocks – AN2041](#)
 - [Selecting Analog Ground and Reference – AN2219](#)

Note: For CY8C28xxx devices related Application note please click [here](#).

■ Development Kits:

- [CY3210-PSoCEval1](#) supports all PSoC 1 Mixed-Signal Array families, including automotive, except CY8C25/26xxx devices. The kit includes an LCD module, potentiometer, LEDs, and breadboarding space.
- [CY3214-PSoCEvalUSB](#) features a development board for the CY8C24x94 PSoC device. Special features of the board include USB and CapSense development and debugging support.

Note: For CY8C28xxx devices related Development Kits please click [here](#).

The [MiniProg1](#) and [MiniProg3](#) devices provide interfaces for flash programming and debug.

PSoC Designer

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. **Figure 1** shows PSoC Designer windows. **Note:** This is not the default view.

1. **Global Resources** – all device hardware settings.
2. **Parameters** – the parameters of the currently selected User Modules.
3. **Pinout** – information related to device pins.
4. **Chip-Level Editor** – a diagram of the resources available on the selected chip.
5. **Datasheet** – the datasheet for the currently selected UM
6. **User Modules** – all available User Modules for the selected device.
7. **Device Resource Meter** – device resource usage for the current project configuration.
8. **Workspace** – a tree level diagram of files associated with the project.
9. **Output** – output from project build and debug operations.

Note: For detailed information on PSoC Designer, go to PSoC® Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.

Figure 1. PSoC Designer Layout




Figure 4. Analog System Block Diagram for CY8C28x43 Devices





Figure 5. Analog System Block Diagram for CY8C28x33 Devices




44-pin Part Pinout

Table 5. 44-pin Part Pinout (TQFP)

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	I/O	M	P2[5]	
2	I/O	I, M	P2[3]	Direct switched capacitor block input. ^[9]
3	I/O	I, M	P2[1]	Direct switched capacitor block input. ^[9]
4	I/O	M	P4[7]	
5	I/O	M	P4[5]	
6	I/O	M	P4[3]	
7	I/O	M	P4[1]	
8	Output		SMP	Switch Mode Pump (SMP) connection to external components.
9	I/O	M	P3[7]	
10	I/O	M	P3[5]	
11	I/O	M	P3[3]	
12	I/O	M	P3[1]	
13	I/O	M	P1[7]	I2C0 Serial Clock (SCL).
14	I/O	M	P1[5]	I2C0 Serial Data (SDA).
15	I/O	M	P1[3]	
16	I/O	M	P1[1]	Crystal Input (XTALin), I2C0 Serial Clock (SCL), ISSP-SCLK ^[4] .
17	Power		V _{SS}	Ground connection.
18	I/O	M	P1[0]	Crystal Output (XTALout), I2C0 Serial Data (SDA), ISSP-SDATA ^[4] .
19	I/O	M	P1[2]	I2C1 Serial Data (SDA). ^[7]
20	I/O	M	P1[4]	Optional External Clock Input (EXTCLK).
21	I/O	M	P1[6]	I2C1 Serial Clock (SCL). ^[7]
22	I/O	M	P3[0]	I2C1 Serial Data (SDA). ^[7]
23	I/O	M	P3[2]	I2C1 Serial Clock (SCL). ^[7]
24	I/O	M	P3[4]	
25	I/O	M	P3[6]	
26	Input		XRES	Active high external reset with internal pull-down.
27	I/O	M	P4[0]	
28	I/O	M	P4[2]	
29	I/O	M	P4[4]	
30	I/O	M	P4[6]	
31	I/O	I, M	P2[0]	Direct switched capacitor block input. ^[10]
32	I/O	I, M	P2[2]	Direct switched capacitor block input. ^[10]
33	I/O	M	P2[4]	External Analog Ground (AGND).
34	I/O	M	P2[6]	External Voltage Reference (V _{Ref}).
35	I/O	I, M, S	P0[0]	Analog column mux and SAR ADC input. ^[5]
36	I/O	I/O, M S	P0[2]	Analog column mux and SAR ADC input. Analog column output. ^[5, 8]
37	I/O	I/O, M, S	P0[4]	Analog column mux and SAR ADC input. Analog column output. ^[5, 8]
38	I/O	I, M, S	P0[6]	Analog column mux and SAR ADC input. ^[5]
39	Power		V _{DD}	Supply voltage.
40	I/O	I, M, S	P0[7]	Analog column mux and SAR ADC input. ^[5]
41	I/O	I/O, M, S	P0[5]	Analog column mux and SAR ADC input. Analog column output. ^[5, 6]
42	I/O	I/O, M, S	P0[3]	Analog column mux and SAR ADC input. Analog column output. ^[5, 6]
43	I/O	I, M, S	P0[1]	Analog column mux and SAR ADC input. ^[5]
44	I/O		P2[7]	

**CY8C28513, and CY8C28545
44-pin PSoC Devices**



LEGEND: A = Analog, I = Input, O = Output, S = SAR ADC Input, and M = Analog Mux Bus Input.

56-pin Part Pinout


The 56-pin SSOP part is for the CY8C28000 On-Chip Debug (OCD) PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Table 7. 56-pin Part Pinout (SSOP)

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1			NC	No connection.
2	I/O	I, M, S	P0[7]	Analog column mux and SAR ADC input.
3	I/O	I/O, M, S	P0[5]	Analog column mux and SAR ADC input. Analog column output.
4	I/O	I/O, M, S	P0[3]	Analog column mux and SAR ADC input. Analog column output.
5	I/O	I, M, S	P0[1]	Analog column mux and SAR ADC input.
6	I/O	M	P2[7]	
7	I/O	M	P2[5]	
8	I/O	I	P2[3]	Direct switched capacitor block input.
9	I/O	I	P2[1]	Direct switched capacitor block input.
10	I/O	M	P4[7]	
11	I/O	M	P4[5]	
12	I/O	I, M	P4[3]	
13	I/O	I, M	P4[1]	
14	OCD	M	OCDE	OCD even data I/O.
15	OCD	M	OCDO	OCD odd data output.
16	Output		SMP	Switch Mode Pump (SMP) connection to required external components.
17	I/O	M	P3[7]	
18	I/O	M	P3[5]	
19	I/O	M	P3[3]	
20	I/O	M	P3[1]	
21	I/O	M	P5[3]	
22	I/O	M	P5[1]	
23	I/O	M	P1[7]	I2C0 Serial Clock (SCL).
24	I/O	M	P1[5]	I2C0 Serial Data (SDA).
25			NC	No connection.
26	I/O	M	P1[3]	
27	I/O	M	P1[1]	Crystal Input (XTALin), I2C0 Serial Clock (SCL), ISSP-SCLK ^[4] .
28	Power		V _{SS}	Ground connection.
29			NC	No connection.
30			NC	No connection.
31	I/O	M	P1[0]	Crystal Output (XTALout), I2C0 Serial Data (SDA), ISSP-SDATA ^[4] .
32	I/O	M	P1[2]	I2C1 Serial Data (SDA).
33	I/O	M	P1[4]	Optional External Clock Input (EXTCLK).
34	I/O	M	P1[6]	I2C1 Serial Clock (SCL).
35	I/O	M	P5[0]	
36	I/O	M	P5[2]	
37	I/O	M	P3[0]	I2C1 Serial Data (SDA).
38	I/O	M	P3[2]	I2C1 Serial Clock (SCL).
39	I/O	M	P3[4]	
40	I/O	M	P3[6]	

CY8C28000 56-pin PSoC Device



Not for Production

Table 27. 3.3 V DC Operational Amplifier Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V_{OSOACT}	Input Offset Voltage CT Blocks (absolute value) Power = Low, Opamp bias = High Power = Medium, Opamp bias = High Power = High, Opamp bias = High	–	1.65 1.32 –	8 8 –	mV mV mV	
V_{OSOA}	Input Offset Voltage SC and AGND (absolute value)	–	1	6	mV	Applies to High and Low Opamp bias.
TCV_{OSOA}	Average Input Offset Voltage Drift	–	7.0	35.0	$\mu\text{V}/^\circ\text{C}$	
I_{EBOA}	Input Leakage Current (Port 0 Analog Pins)	–	200	–	pA	Gross tested to 1 μA .
C_{INOA}	Input Capacitance (Port 0 Analog Pins)	–	4.5	9.5	pF	Package and pin dependent. Temp = 25 $^\circ\text{C}$.
V_{CMOA}	Common Mode Voltage Range	0.2	–	$V_{DD} - 0.2$	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
$CMRR_{OA}$	Common Mode Rejection Ratio Power = Low Power = Medium Power = High	50 50 50	– – –	– – –	dB dB dB	
G_{OLOA}	Open Loop Gain Power = Low Power = Medium Power = High	60 60 80	– – –	– – –	dB dB dB	
$V_{OHIGHOA}$	High Output Voltage Swing (internal signals) Power = Low Power = Medium Power = High is 5 V only	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.2$	– – –	– – –	V V V	
V_{OLOWOA}	Low Output Voltage Swing (internal signals) Power = Low Power = Medium Power = High	– – –	– – –	0.2 0.2 0.2	V V V	
I_{SOA}	Supply Current (including associated AGND buffer) Power = Low, Opamp bias = Low Power = Low, Opamp bias = High Power = Medium, Opamp bias = Low Power = Medium, Opamp bias = High Power = High, Opamp bias = Low Power = High, Opamp bias = High	– – – – – –	200 400 700 1400 2400 4600	300 600 1000 2000 3600 7500	μA μA μA μA μA μA	
$PSRR_{OA}$	Supply Voltage Rejection Ratio	50	80	–	dB	$V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25 \text{ V})$ or $(V_{DD} - 1.25 \text{ V}) \leq V_{IN} \leq V_{DD}$.


DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25°C and are for design guidance only.

Table 33. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{\text{PUMP}} 5\text{ V}$	5 V output voltage	4.75	5.0	5.25	V	Configuration of footnote. ^[14] Average, neglecting ripple. SMP trip voltage is set to 5.0 V.
$V_{\text{PUMP}} 3\text{ V}$	3 V output voltage	3.00	3.25	3.60	V	Configuration of footnote. ^[14] Average, neglecting ripple. SMP trip voltage is set to 3.25 V.
I_{PUMP}	Available output current $V_{\text{BAT}} = 1.5\text{ V}$, $V_{\text{PUMP}} = 3.25\text{ V}$ $V_{\text{BAT}} = 1.8\text{ V}$, $V_{\text{PUMP}} = 5.0\text{ V}$	8 5	— —	— —	mA mA	Configuration of footnote. ^[14] SMP trip voltage is set to 3.25 V. SMP trip voltage is set to 5.0 V.
$V_{\text{BAT}5\text{ V}}$	Input voltage range from battery	1.8	—	5.0	V	Configuration of footnote. ^[14] SMP trip voltage is set to 5.0 V.
$V_{\text{BAT}3\text{ V}}$	Input voltage range from battery	1.5	—	3.3	V	Configuration of footnote. ^[14] SMP trip voltage is set to 3.25 V.
V_{BATSTART}	Minimum input voltage from battery to start pump	2.6	—	—	V	Configuration of footnote. ^[14]
$\Delta V_{\text{PUMP_Line}}$	Line regulation (over V_{BAT} range)	—	5	—	% V_O	Configuration of footnote. ^[14] V_O is the “ V_{DD} Value for PUMP Trip” specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 40 on page 52.
$\Delta V_{\text{PUMP_Load}}$	Load regulation	—	5	—	% V_O	Configuration of footnote. ^[14] V_O is the “ V_{DD} Value for PUMP Trip” specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 40 on page 52.
$\Delta V_{\text{PUMP_Ripple}}$	Output voltage ripple (depends on capacitor/load)	—	100	—	mVpp	Configuration of footnote. ^[14] Load is 5mA.
E_3	Efficiency	35	50	—	%	Configuration of footnote. ^[14] Load is 5 mA. SMP trip voltage is set to 3.25 V.
F_{PUMP}	Switching frequency	—	1.3	—	MHz	
DC_{PUMP}	Switching duty cycle	—	50	—	%	

Figure 9. Basic Switch Mode Pump Circuit



Note

14. $L_1 = 2\text{ }\mu\text{H}$ inductor, $C_1 = 10\text{ }\mu\text{F}$ capacitor, $D_1 = \text{Schottky diode}$. See [Figure 9](#).

Table 34. 5-V DC Analog Reference Specifications (continued)


Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Units
0b101	RefPower = High Opamp bias = High	V _{REFHI}	Ref high	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.218	P2[4] + 1.283	P2[4] + 1.344	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.329	P2[4] – 1.297	P2[4] – 1.265	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref high	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.225	P2[4] + 1.287	P2[4] + 1.346	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.330	P2[4] – 1.301	P2[4] – 1.271	V
	RefPower = Medium Opamp bias = High	V _{REFHI}	Ref high	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.226	P2[4] + 1.288	P2[4] + 1.346	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.330	P2[4] – 1.302	P2[4] – 1.272	V
	RefPower = Medium Opamp bias = Low	V _{REFHI}	Ref high	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.227	P2[4] + 1.289	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.303	P2[4] – 1.273	V
0b110	RefPower = High Opamp bias = High	V _{REFHI}	Ref high	2 × Bandgap	2.506	2.597	2.674	V
		V _{AGND}	AGND	Bandgap	1.263	1.302	1.336	V
		V _{REFLO}	Ref low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.014	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref high	2 × Bandgap	2.508	2.595	2.675	V
		V _{AGND}	AGND	Bandgap	1.263	1.302	1.336	V
		V _{REFLO}	Ref low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.008	V
	RefPower = Medium Opamp bias = High	V _{REFHI}	Ref high	2 × Bandgap	2.508	2.595	2.676	V
		V _{AGND}	AGND	Bandgap	1.263	1.302	1.336	V
		V _{REFLO}	Ref low	V _{SS}	V _{SS}	V _{SS} + 0.002	V _{SS} + 0.005	V
	RefPower = Medium Opamp bias = Low	V _{REFHI}	Ref high	2 × Bandgap	2.508	2.596	2.677	V
		V _{AGND}	AGND	Bandgap	1.263	1.302	1.336	V
		V _{REFLO}	Ref low	V _{SS}	V _{SS}	V _{SS} + 0.001	V _{SS} + 0.003	V

AC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25°C and are for design guidance only.

Table 44. AC GPIO Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F_{GPIO}	GPIO Operating Frequency	0	—	12.3	MHz	Normal Strong Mode
t_{RiseF}	Rise Time, Normal Strong Mode, Cload = 50 pF	3	—	18	ns	$V_{\text{DD}} = 4.5$ to 5.25 V, 10% – 90%
t_{FallF}	Fall Time, Normal Strong Mode, Cload = 50 pF	2	—	18	ns	$V_{\text{DD}} = 4.5$ to 5.25 V, 10% – 90%
t_{RiseS}	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	—	ns	$V_{\text{DD}} = 3$ to 5.25 V, 10% – 90%
t_{FallS}	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	—	ns	$V_{\text{DD}} = 3$ to 5.25 V, 10% – 90%

Figure 13. GPIO Timing Diagram


AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25°C and are for design guidance only.

Table 50. 5 V AC Analog Output Buffer Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
t_{ROB}	Rising Settling Time to 0.1%, 1 V Step, 100 pF Load Power = Low Power = High	— —	— —	2.5 2.9	μs μs	
t_{SOB}	Falling Settling Time to 0.1%, 1 V Step, 100 pF Load Power = Low Power = High	— —	— —	2.3 2.3	μs μs	
SR_{ROB}	Rising Slew Rate (20% to 80%), 1 V Step, 100 pF Load Power = Low Power = High	0.65 0.65	— —	— —	V/ μs V/ μs	
SR_{FOB}	Falling Slew Rate (80% to 20%), 1 V Step, 100 pF Load Power = Low Power = High	0.65 0.65	— —	— —	V/ μs V/ μs	
BW_{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	0.8 0.8	— —	— —	MHz MHz	
BW_{OB}	Large Signal Bandwidth, 1 V _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	300 300	— —	— —	kHz kHz	

Table 51. 3.3 V AC Analog Output Buffer Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
t_{ROB}	Rising Settling Time to 0.1%, 1 V Step, 100 pF Load Power = Low Power = High	— —	— —	3.8 3.8	μs μs	
t_{SOB}	Falling Settling Time to 0.1%, 1 V Step, 100 pF Load Power = Low Power = High	— —	— —	3.2 2.9	μs μs	
SR_{ROB}	Rising Slew Rate (20% to 80%), 1 V Step, 100 pF Load Power = Low Power = High	0.5 0.5	— —	— —	V/ μs V/ μs	
SR_{FOB}	Falling Slew Rate (80% to 20%), 1 V Step, 100 pF Load Power = Low Power = High	0.5 0.5	— —	— —	V/ μs V/ μs	
BW_{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	0.64 0.64	— —	— —	MHz MHz	
BW_{OB}	Large Signal Bandwidth, 1 V _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	200 200	— —	— —	kHz kHz	

AC SAR10 ADC Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 52. AC SAR10 ADC Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F_{INSAR10}	Input clock frequency for SAR10 ADC	–	–	2.0	MHz	
F_{SSAR10}	Sample rate for SAR10 ADC SAR10 ADC Resolution = 10 bits	–	–	142.9	ksp/s	For 10-bit resolution, the sample rate is the ADC's input clock divided by 14.

AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 53. 5 V AC External Clock Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F_{OSCEXT}	Frequency	0.093	–	24.6	MHz	
–	High Period	20.6	–	5300	ns	
–	Low Period	20.6	–	–	ns	
–	Power-up IMO to Switch	150	–	–	μs	

Table 54. 3.3 V AC External Clock Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F_{OSCEXT}	Frequency with CPU Clock divide by 1 ^[28]	0.093	–	12.3	MHz	
F_{OSCEXT}	Frequency with CPU Clock divide by 2 or greater ^[29]	0.186	–	24.6	MHz	
–	High Period with CPU Clock divide by 1	41.7	–	5300	ns	
–	Low Period with CPU Clock divide by 1	41.7	–	–	ns	
–	Power-up IMO to Switch	150	–	–	μs	

Notes

28. Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
 29. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.


Packaging Information

This section illustrates the packaging specifications for the CY8C28xxx PSoC devices, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the Emulator Pod Dimension drawings at <http://www.cypress.com>.


Packaging Dimensions

Figure 17. 20-pin SSOP (210 Mils) Package Outline O20.21, 51-85077




51-85077 *F

Figure 18. 28-pin SSOP (210 Mils) O28.21 Package Outline, 51-85079



51-85079 *F

Figure 19. 44-pin TQFP (10 × 10 × 1.4 mm) A44S Package Outline, 51-85064



51-85064 *F

Development Tool Selection

This section presents the development tools available for all current PSoC device families including the CY8C28xxx family.

Software

PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at <http://www.cypress.com>.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at <http://www.cypress.com>.

Development Kits

All development kits can be purchased from the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the content of specific memory locations. Advanced emulation features are supported in PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- Pod kit for CY8C29x66 PSoC Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXE 28-PDIP Chip Samples

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXE PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXE PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXE PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

Ordering Information

The following table lists the CY8C28xxx PSoC devices key package features and ordering codes.

Package	Ordering Code	Temperature Range	CapSense	Digital Blocks	Regular Analog Blocks	Limited Analog Blocks	HW I ² C	Decimators	10-bit SAR ADC	Digital I/O Pins	Analog Inputs	Analog Outputs	Flash (KBytes)	RAM (KBytes)	XRES Pin
28-Pin (210-Mil) SSOP	CY8C28403-24PVXI	−40 °C to 85 °C	N	12	0	0	2	0	Y	24	8	0	16	1	Y
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C28403-24PVXIT	−40 °C to 85 °C	N	12	0	0	2	0	Y	24	8	0	16	1	Y
28-Pin (210-Mil) SSOP	CY8C28413-24PVXI	−40 °C to 85 °C	Y	12	0	4	1	2	Y	24	24	0	16	1	Y
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C28413-24PVXIT	−40 °C to 85 °C	Y	12	0	4	1	2	Y	24	24	0	16	1	Y
44-Pin TQFP	CY8C28513-24AXI	−40 °C to 85 °C	Y	12	0	4	1	2	Y	40	40	0	16	1	Y
44-Pin TQFP (Tape and Reel)	CY8C28513-24AXIT	−40 °C to 85 °C	Y	12	0	4	1	2	Y	40	40	0	16	1	Y
48-Pin Sawn QFN	CY8C28623-24LTXI	−40 °C to 85 °C	N	12	6	0	2	2	N	44	10	2	16	1	Y
48-Pin Sawn QFN (Tape and Reel)	CY8C28623-24LTXIT	−40 °C to 85 °C	N	12	6	0	2	2	N	44	10	2	16	1	Y
28-Pin (210-Mil) SSOP	CY8C28433-24PVXI	−40 °C to 85 °C	Y	12	6	4	1	4	Y	24	24	2	16	1	Y
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C28433-24PVXIT	−40 °C to 85 °C	Y	12	6	4	1	4	Y	24	24	2	16	1	Y
20-Pin (210-Mil) SSOP	CY8C28243-24PVXI	−40 °C to 85 °C	N	12	12	0	2	4	Y	16	16	4	16	1	Y
20-Pin (210-Mil) SSOP (Tape and Reel)	CY8C28243-24PVXIT	−40 °C to 85 °C	N	12	12	0	2	4	Y	16	16	4	16	1	Y
48-Pin Sawn QFN	CY8C28643-24LTXI	−40 °C to 85 °C	N	12	12	0	2	4	Y	44	44	4	16	1	Y
48-Pin Sawn QFN (Tape and Reel)	CY8C28643-24LTXIT	−40 °C to 85 °C	N	12	12	0	2	4	Y	44	44	4	16	1	Y
28-Pin (210-Mil) SSOP	CY8C28445-24PVXI	−40 °C to 85 °C	Y	12	12	4	2	4	Y	24	24	4	16	1	Y
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C28445-24PVXIT	−40 °C to 85 °C	Y	12	12	4	2	4	Y	24	24	4	16	1	Y
44-Pin TQFP	CY8C28545-24AXI	−40 °C to 85 °C	Y	12	12	4	2	4	Y	40	40	4	16	1	Y
44-Pin TQFP (Tape and Reel)	CY8C28545-24AXIT	−40 °C to 85 °C	Y	12	12	4	2	4	Y	40	40	4	16	1	Y
48-Pin Sawn QFN	CY8C28645-24LTXI	−40 °C to 85 °C	Y	12	12	4	2	4	Y	44	44	4	16	1	Y
48-Pin Sawn QFN (Tape and Reel)	CY8C28645-24LTXIT	−40 °C to 85 °C	Y	12	12	4	2	4	Y	44	44	4	16	1	Y
28-Pin (210-Mil) SSOP	CY8C28452-24PVXI	−40 °C to 85 °C	Y	8	12	4	1	4	N	24	24	4	16	1	Y
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C28452-24PVXIT	−40 °C to 85 °C	Y	8	12	4	1	4	N	24	24	4	16	1	Y
56-Pin SSOP OCD	CY8C28000-24PVXI	−40 °C to 85 °C	Y	12	12	4	2	4	Y	44	44	4	16	1	Y

Note For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

Document History Page

Document Title: CY8C28243/CY8C28403/CY8C28413/CY8C28433/CY8C28445/CY8C28452/CY8C28513/CY8C28545/
 CY8C28623/CY8C28643/CY8C28645, PSoC® Programmable System-on-Chip™
 Document Number: 001-48111

Revision	ECN	Origin of Change	Submission Date	Description of Change
**	2593460	BTK / PYRS	10/20/08	New document (Revision **).
*A	2652217	BTK / PYRS	02/02/09	Extensive updates to content. Added registers maps. Updated Getting Started section Updated Development Tools section Added some SAR10 ADC specifications. Added more analog system figures
*B	2675937	BTK	03/18/09	Updated DC Analog Reference Specifications tables Minor content updates
*C	2679015	HMI	03/26/2009	Post to external web.
*D	2750217	TDU	08/10/09	Updates to Electrical Specifications section Minor content updates
*E	2768143	TDU	09/23/09	Updated DC Operational Amplifier, DC Analog Reference, DC SAR10ADC, and DC POR specifications; Added Figure 15 and Figure 16; Updated AC TypeE-Operational and AC SAR10ADC specifications
*F	2805324	ALH	11/11/09	Added Contents page. Updated Electrical Specifications .
*G	2902396	NJF	03/30/2010	Updated Cypress website links. Added $T_{BAKETEMP}$ and $T_{BAKETIME}$ parameters in Absolute Maximum Ratings . Updated DC SAR10 ADC Specifications . Modified Note 23. Removed AC Analog Mux Bus Specifications, Third Party Tools and Build a PSoC Emulator into your Board. Updated Packaging Information and Ordering Code Definitions . Updated links in Sales, Solutions, and Legal Information .
*H	3063584	NJF	10/20/10	Added PSoC Device Characteristics table. Added DC I2C Specifications table. Added F32K_U max limit. Added T_{jitter_IMO} specification, removed existing jitter specifications. Updated Analog reference tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I2C Timing Diagram. They were updated for clearer understanding. Updated Figure 13 since the labelling for y-axis was incorrect. Template and styles update.
*I	3148779	NJF	01/20/11	Added Footnote # 34 to Thermal Impedances section. Table 7. 56-Pin Part Pinout (SSOP) (page 15) - Pin#28 - Pin Name changed to "V _{SS} ". Table 5. 44-Pin Part Pinout (TQFP) (page 13) - Pin#17 - Pin Type changed to "Power". Under DC SAR10 ADC Specifications table, for parameter V _{VREFSAR10} , Max value changed from 4.95 V to V _{DD} – 0.3 V. Updated Table 59, "Solder Reflow Specifications," on page 72 as per spec 25-00090.
*J	3598237	LURE / XZNG	04/24/2012	Changed the PWM description string from "8- to 32-bit" to "8- and 16-bit".
*K	3758002	GULA	10/01/2012	Updated Packaging Information (spec 001-45616 (Changed revision from *B to *D), spec 51-85062 (Changed revision from *D to *F)).