



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f854-c-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1.3.1. Normal Mode

Normal mode encompasses the typical full-speed operation. The power consumption of the device in this mode will vary depending on the system clock speed and any analog peripherals that are enabled.

2.1.3.2. Idle Mode

Setting the IDLE bit in PCON causes the hardware to halt the CPU and enter idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the IDLE bit to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

2.1.3.3. Stop Mode (Regulator On)

Setting the STOP bit in PCON when STOPCF in REGOCN is clear causes the controller core to enter stop mode as soon as the instruction that sets the bit completes execution. In stop mode the internal oscillator, CPU, and all digital peripherals are stopped. Each analog peripheral may be shut down individually prior to entering stop mode. Stop mode can only be terminated by an internal or external reset.

2.1.3.4. Shutdown Mode (Regulator Off)

Shutdown mode is an extension of the normal stop mode operation. Setting the STOP bit in PCON when STOPCF in REGOCN is also set causes the controller core to enter shutdown mode as soon as the instruction that sets the bit completes execution, and then the internal regulator is powered down. In shutdown mode, all core functions, memories and peripherals are powered off. An external pin reset or power-on reset is required to exit shutdown mode.

2.2. I/O

2.2.1. General Features

The C8051F85x/86x ports have the following features:

- Push-pull or open-drain output modes and analog or digital modes.
- Port Match allows the device to recognize a change on a port pin value and wake from idle mode or generate an interrupt.
- Internal pull-up resistors can be globally enabled or disabled.
- Two external interrupts provide unique interrupt vectors for monitoring time-critical events.
- Above-rail tolerance allows 5 V interface when device is powered.

2.2.2. Crossbar

The C8051F85x/86x devices have a digital peripheral crossbar with the following features:

- Flexible peripheral assignment to port pins.
- Pins can be individually skipped to move peripherals as needed for design or layout considerations.

The crossbar has a fixed priority for each I/O function and assigns these functions to the port pins. When a digital resource is selected, the least-significant unassigned port pin is assigned to that resource. If a port pin is assigned, the crossbar skips that pin when assigning the next selected resource. Additionally, the crossbar will skip port pins whose associated bits in the PnSKIP registers are set. This provides some flexibility when designing a system: pins involved with sensitive analog measurements can be moved away from digital I/O and peripherals can be moved around the chip as needed to ease layout constraints.





6. QFN-20 Package Specifications

Figure 6.1. QFN-20 Package Drawing

Symbol	Millimeters						
ſ	Min	Nom	Max				
А	0.70	0.75	0.80				
A1	0.00	0.02	0.05				
b	0.20	0.25	0.30				
С	0.25	0.30	0.35				
D		3.00 BSC	L				
D2	1.6	1.70	1.8				
е	0.50 BSC						
Е	3.00 BSC						
E2	1.6 1.70 1.8						

Table 6.1. QFN-20 Package Dimensions

Symbol	Millimeters								
	Min	Nom	Max						
f		2.53 BSC							
L	0.3	0.40	0.5						
L1	0.00	—	0.10						
aaa	_	—	0.05						
bbb	_	—	0.05						
CCC	_	—	0.08						
ddd	_	—	0.10						
eee	_								

Notes:

1. All dimensions are shown in millimeters unless otherwise noted.

2. Dimensioning and tolerancing per ANSI Y14.5M-1994.



Register	Address	Register Description	Page			
PCA0CPM0	0xDA	PCA Capture/Compare Mode 0	171			
PCA0CPM1	0xDB	CA Capture/Compare Mode 1				
PCA0CPM2	0xDC	PCA Capture/Compare Mode 1	179			
PCA0H	0xFA	PCA Counter/Timer Low Byte	173			
PCA0L	0xF9	PCA Counter/Timer High Byte	172			
PCA0MD	0xD9	PCA Mode	168			
PCA0POL	0x96	PCA Output Polarity	176			
PCA0PWM	0xF7	PCA PWM Configuration	169			
PCON	0x87	Power Control	83			
PRTDRV	0xF6	Port Drive Strength	196			
PSCTL	0x8F	Program Store Control	66			
PSW	0xD0	Program Status Word	124			
REF0CN	0xD1	Voltage Reference Control	112			
REG0CN	0xC9	Voltage Regulator Control	84			
REVID	0xB6	Revision Identification	71			
RSTSRC	0xEF	Reset Source	215			
SBUF0	0x99	UART0 Serial Port Data Buffer	297			
SCON0	0x98	UART0 Serial Port Control	295			
SMB0ADM	0xD6	SMBus0 Slave Address Mask	257			
SMB0ADR	0xD7	SMBus0 Slave Address	256			
SMB0CF	0xC1	SMBus0 Configuration	251			
SMB0CN	0xC0	SMBus0 Control	254			
SMB0DAT	0xC2	SMBus0 Data	258			
SMB0TC	0xAC	SMBus0 Timing and Pin Control	253			
SP	0x81	Stack Pointer	121			
SPI0CFG	0xA1	SPI0 Configuration	227			
SPI0CKR	0xA2	SPI0 Clock Control	231			
SPI0CN	0xF8	SPI0 Control	229			

Table 9.2. Special Function Registers (Continued)



Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.

10.4.2. PSWE Maintenance

- 7. Reduce the number of places in code where the PSWE bit (in register PSCTL) is set to a 1. There should be exactly one routine in code that sets PSWE to a '1' to write flash bytes and one routine in code that sets PSWE and PSEE both to a '1' to erase flash pages.
- 8. Minimize the number of variable accesses while PSWE is set to a 1. Handle pointer address updates and loop variable maintenance outside the "PSWE = 1;... PSWE = 0;" area. Code examples showing this can be found in "AN201: Writing to Flash From Firmware", available from the Silicon Laboratories web site.
- 9. Disable interrupts prior to setting PSWE to a '1' and leave them disabled until after PSWE has been reset to 0. Any interrupts posted during the flash write or erase operation will be serviced in priority order after the flash operation has been completed and interrupts have been re-enabled by software.
- 10. Make certain that the flash write and erase pointer variables are not located in XRAM. See your compiler documentation for instructions regarding how to explicitly locate variables in different memory areas.
- 11. Add address bounds checking to the routines that write or erase flash memory to ensure that a routine called with an illegal address does not result in modification of the flash.

10.4.3. System Clock

- 12. If operating from an external crystal-based source, be advised that crystal performance is susceptible to electrical interference and is sensitive to layout and to changes in temperature. If the system is operating in an electrically noisy environment, use the internal oscillator or use an external CMOS clock.
- 13. If operating from the external oscillator, switch to the internal oscillator during flash write or erase operations. The external oscillator can continue to run, and the CPU can switch back to the external oscillator after the flash operation has completed.

Additional flash recommendations and example code can be found in "AN201: Writing to Flash From Firmware", available from the Silicon Laboratories website.



17.2. Functional Description

The comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the port pins: a synchronous "latched" output (CPn), or an asynchronous "raw" output (CPnA). The asynchronous CPnA signal is available even when the system clock is not active. This allows the comparator to operate and generate an output with the device in STOP mode.

When disabled, the comparator output (if assigned to a port I/O pin via the crossbar) defaults to the logic low state, and the power supply to the comparator is turned off.

The comparator response time may be configured in software via the CPTnMD register. Selecting a longer response time reduces the comparator supply current.



Figure 17.2. Comparator Hysteresis Plot

The comparator hysteresis is software-programmable via its Comparator Control register CPTnCN. The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The comparator hysteresis is programmable using the CPHYN and CPHYP fields in the Comparator Control Register CPTnCN. The amount of negative hysteresis voltage is determined by the settings of the CPHYN bits. As shown in Figure 17.2, settings of 20, 10, or 5 mV (nominal) of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPHYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. The CPFIF flag is set to logic 1 upon a comparator falling-edge occurrence, and the CPRIF flag is set to logic 1 upon the comparator rising-edge occurrence. Once set, these bits remain set until cleared by software. The comparator rising-edge interrupt mask is enabled by setting CPRIE to a logic 1. The comparator falling-edge interrupt mask is enabled by setting CPFIE to a logic 1.

The output state of the comparator can be obtained at any time by reading the CPOUT bit. The comparator is enabled by setting the CPEN bit to logic 1, and is disabled by clearing this bit to logic 0.

Note that false rising edges and falling edges can be detected when the comparator is first powered on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a short time after the comparator is enabled or its mode bits have been changed, before enabling comparator interrupts.



Register 17.3. CPT0MX: Comparator 0 Multiplexer Selection

Bit	7	6	5	4	3	2	1	0	
Name		CN	IXN		СМХР				
Туре	RW				RW				
Reset	1	1	1	1	1	1	1	1	
SFR Address: 0x9F									

Table 17.7. CPT0MX Register Bit Descriptions

Bit	Name	Function
7:4	CMXN	Comparator 0 Negative Input MUX Selection.
		0000: External pin CP0N.0
		0001: External pin CP0N.1
		0010: External pin CP0N.2
		0011: External pin CP0N.3
		0100: External pin CP0N.4
		0101: External pin CP0N.5
		0110: External pin CP0N.6
		0111: External pin CP0N.7
		1000: GND
		1001-1111: Reserved.
3:0	CMXP	Comparator 0 Positive Input MUX Selection.
		0000: External pin CP0P.0
		0001: External pin CP0P.1
		0010: External pin CP0P.2
		0011: External pin CP0P.3
		0100: External pin CP0P.4
		0101: External pin CP0P.5
		0110: External pin CP0P.6
		0111: External pin CP0P.7
		1000: Internal LDO output
		1001-1111: Reserved.



20.3. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: edge-triggered capture, software timer, high-speed output, frequency output, 8 to 11-bit pulse width modulator, or 16-bit pulse width modulator. Table 20.2 summarizes the bit settings in the PCA0CPMn and PCA0PWM registers used to select the PCA capture/compare module's operating mode. Note that all modules set to use 8-, 9-, 10-, or 11-bit PWM mode must use the same cycle length (8–11 bits). Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt.

Operational Mode			PC	A0	СР	Mn				P	PCA	0PW	М
Bit Number	7	6	5	4	3	2	1	0	7	6	5	4–3	2–0
Capture triggered by positive edge on CEXn	Х	Х	1	0	0	0	0	А	0	Х	В	XX	XXX
Capture triggered by negative edge on CEXn	Х	Х	0	1	0	0	0	А	0	Х	В	XX	XXX
Capture triggered by any transition on CEXn	Х	Х	1	1	0	0	0	А	0	Х	В	XX	XXX
Software Timer	Х	С	0	0	1	0	0	А	0	Х	В	XX	XXX
High Speed Output	Х	С	0	0	1	1	0	А	0	Х	В	XX	XXX
Frequency Output	Х	С	0	0	0	1	1	А	0	Х	В	XX	XXX
8-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	А	0	Х	В	XX	000
9-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	А	D	Х	В	XX	001
10-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	А	D	Х	В	XX	010
11-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	А	D	Х	В	XX	011
16-Bit Pulse Width Modulator	1	С	0	0	Е	0	1	А	0	Х	В	XX	XXX

Table 20.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules

Notes:

- **1.** X = Don't Care (no functional difference for individual module if 1 or 0).
- 2. A = Enable interrupts for this module (PCA interrupt triggered on CCFn set to 1).
- 3. B = Enable 8th 11th bit overflow interrupt (Depends on setting of CLSEL).
- 4. C = When set to 0, the digital comparator is off. For high speed and frequency output modes, the associated pin will not toggle. In any of the PWM modes, this generates a 0% duty cycle (output = 0).
- 5. D = Selects whether the Capture/Compare register (0) or the Auto-Reload register (1) for the associated channel is accessed via addresses PCA0CPHn and PCA0CPLn.
- 6. E = When set, a match event will cause the CCFn flag for the associated channel to be set.
- 7. All modules set to 8, 9, 10 or 11-bit PWM mode use the same cycle length setting.

20.3.1. Output Polarity

The output polarity of each PCA channel is individually selectable using the PCA0POL register. By default, all output channels are configured to drive the PCA output signals (CEXn) with their internal polarity. When the CEXnPOL bit for a specific channel is set to 1, that channel's output signal will be inverted at the pin. All other properties of the channel are unaffected, and the inversion does not apply to PCA input signals. Note that changes in the PCA0POL register take effect immediately at the associated output pin.



20.3.2. Edge-Triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/ timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.



Figure 20.2. PCA Capture Mode Diagram

Note: The CEXn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hardware.



Register 20.17. PCA0CPH2: PCA Capture Module High Byte

Bit	7	6	5	4	3	2	1	0	
Name	PCA0CPH2								
Туре	RW								
Reset	0	0	0	0	0	0	0	0	
SFR Address: 0xEC									

Table 20.19. PCA0CPH2 Register Bit Descriptions

Bit	Name	Function						
7:0	PCA0CPH2	PCA Capture Module High Byte.						
		The PCA0CPH2 register holds the high byte (MSB) of the 16-bit capture module. This register address also allows access to the high byte of the corresponding PCA channels auto-reload value for 9 to 11-bit PWM mode. The ARSEL bit in register PCA0PWM controls which register is accessed.						
Note: A v	e: A write to this register will set the modules ECOM bit to a 1.							



21. Port I/O (Port 0, Port 1, Port 2, Crossbar, and Port Match)

Digital and analog resources on the C8051F85x/86x family are externally available on the device's multipurpose I/O pins. Port pins P0.0-P1.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar, or assigned to an analog function. Port pins P2.0 and P2.1 can be used as GPIO. Port pin P2.0 is shared with the C2 Interface Data signal (C2D). The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a priority crossbar decoder. Note that the state of a port I/O pin can always be read in the corresponding port latch, regardless of the crossbar settings.

The crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder (Figure 21.2 and Figure 21.3). The registers XBR0, XBR1 and XBR2 are used to select internal digital functions.

The port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers (PnMDOUT, where n = 0,1). Additionally, each bank of port pins (P0, P1, and P2) has two selectable drive strength settings.



Figure 21.1. Port I/O Functional Block Diagram



Note: The SPI can be operated in either 3-wire or 4-wire modes, pending the state of the NSSMD1– NSSMD0 bits in register SPI0CN. According to the SPI mode, the NSS signal may or may not be routed to a port pin. The order in which SMBus pins are assigned is defined by the SWAP bit in the SMB0TC register.



Register 21.6. P0MAT: Port 0 Match

Bit	7	6	5	4	3	2	1	0		
Name	POMAT									
Туре	RW									
Reset	1	1	1	1	1	1	1	1		
SFR Address: 0xFD										

Table 21.9. POMAT Register Bit Descriptions

Bit	Name	Function
7:0	POMAT	Port 0 Match Value.
		Match comparison value used on P0 pins for bits in P0MASK which are set to 1. 0: P0.x pin logic value is compared with logic LOW. 1: P0.x pin logic value is compared with logic HIGH.



STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a 1 to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a 1 to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 24.3 for more details.

Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

24.4.4.1. Software ACK Generation

When the EHACK bit in register SMB0ADM is cleared to 0, the firmware on the device must detect incoming slave addresses and ACK or NACK the slave address and incoming data bytes. As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received during the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

24.4.4.2. Hardware ACK Generation

When the EHACK bit in register SMB0ADM is set to 1, automatic slave address recognition and ACK generation is enabled. More detail about automatic slave address recognition can be found in Section 24.4.5. As a receiver, the value currently specified by the ACK bit will be automatically sent on the bus during the ACK cycle of an incoming data byte. As a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. The ACKRQ bit is not used when hardware ACK generation is enabled. If a received slave address is NACKed by hardware, further slave events will be ignored until the next START is detected, and no interrupt will be generated.

Table 24.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 24.5 for SMBus status decoding using the SMB0CN register.

Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	A START is generated.	 A STOP is generated.
MASTER		 Arbitration is lost.
	 START is generated. 	 A START is detected.
	 SMB0DAT is written before the start of an 	 Arbitration is lost.
TAMODE	SMBus frame.	 SMB0DAT is not written before the start of an SMBus frame.
STA	 A START followed by an address byte is received. 	 Must be cleared by software.
	A STOP is detected while addressed as a	 A pending STOP is generated.
STO	slave.	
	Arbitration is lost due to a detected STOP.	

Table 24.3. Sources for Hardware Changes to SMB0CN



24.7. I2C / SMBus Control Registers

Bit	7	6	5	4	3	2	1	0
Name	ENSMB	INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMI	BCS
Туре	RW	RW	R	RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0
SFR Address: 0xC1								

Register 24.1. SMB0CF: SMBus0 Configuration

Table 24.7. SMB0CF Register Bit Descriptions

Bit	Name	Function
7	ENSMB	SMBus0 Enable. This bit enables the SMBus0 interface when set to 1. When enabled, the interface con-
		stantly monitors the SDA and SCL pins.
6	INH	SMBus0 Slave Inhibit.
		When this bit is set to logic 1, the SMBus0 does not generate an interrupt when slave events occur. This effectively removes the SMBus0 slave from the bus. Master Mode interrupts are not affected.
5	BUSY	SMBus0 Busy Indicator.
		This bit is set to logic 1 by hardware when a transfer is in progress. It is cleared to logic 0 when a STOP or free-timeout is sensed.
4	EXTHOLD	SMBus0 Setup and Hold Time Extension Enable.
		This bit controls the SDA setup and hold times.
		0: SDA Extended Setup and Hold Times disabled.
		1: SDA Extended Setup and Hold Times enabled.
3	SMBTOE	SMBus0 SCL Timeout Detection Enable.
		This bit enables SCL low timeout detection. If set to logic 1, the SMBus0 forces Timer 3 to reload while SCL is high and allows Timer 3 to count when SCL goes low. If Timer 3 is configured to Split Mode, only the High Byte of the timer is held in reload while SCL is high. Timer 3 should be programmed to generate interrupts at 25 ms, and the Timer 3 interrupt service routine should reset SMBus0 communication.
2	SMBFTE	SMBus0 Free Timeout Detection Enable.
		When this bit is set to logic 1, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods.



Register 24.2. SMB0TC: SMBus0 Timing and Pin Control

Bit	7	6	5	4	3	2	1	0
Name	SWAP		Reserved SDD					DD
Туре	RW		R RW					W
Reset	0	0	0 0 0 0 0 0 0					0
SFR Add	SFR Address: 0xAC							

Table 24.8. SMB0TC Register Bit Descriptions

Bit	Name	Function
7	SWAP	SMBus0 Swap Pins.
		This bit swaps the order of the SMBus0 pins on the crossbar.
		0: SDA is mapped to the lower-numbered port pin, and SCL is mapped to the higher- numbered port pin.
		1: SCL is mapped to the lower-numbered port pin, and SDA is mapped to the higher- numbered port pin.
6:2	Reserved	Must write reset value.
1:0	SDD	SMBus0 Start Detection Window.
		These bits increase the hold time requirement between SDA falling and SCL falling for START detection.
		00: No additional hold time window (0-1 SYSCLK).
		01: Increase hold time window to 2-3 SYSCLKs.
		10: Increase hold time window to 4-5 SYSULKs.



25.2. Timer 2 and Timer 3

Timer 2 and Timer 3 are functionally equivalent, with the only differences being the top-level connections to other parts of the system, as detailed in Table 25.1 and Table 25.2.

The timers are 16 bits wide, formed by two 8-bit SFRs: TMRnL (low byte) and TMRnH (high byte). Each timer may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The TnSPLIT bit in TMRnCN defines the timer operation mode.

The timers may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. Note that the external oscillator source divided by 8 is synchronized with the system clock.

25.2.1. 16-bit Timer with Auto-Reload

When TnSPLIT is zero, the timer operates as a 16-bit timer with auto-reload. In this mode, the timer may be configured to clock from SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the timer reload registers (TMRnRLH and TMRnRLL) is loaded into the main timer count register as shown in Figure 25.4, and the High Byte Overflow Flag (TFnH) is set. If the timer interrupts are enabled, an interrupt will be generated on each timer overflow. Additionally, if the timer interrupts are enabled and the TFnLEN bit is set, an interrupt will be generated each time the lower 8 bits (TMRnL) overflow from 0xFF to 0x00.



Figure 25.4. 16-Bit Mode Block Diagram



Register 25.11. TMR2L: Timer 2 Low Byte

			-					
Bit	7	6	5	4	3	2	1	0
Name		TMR2L						
Туре	RW							
Reset	0	0	0	0	0	0	0	0
SFR Add	SFR Address: 0xCC							

Table 25.13. TMR2L Register Bit Descriptions

Bit	Name	Function
7:0	TMR2L	Timer 2 Low Byte. In 16-bit mode, the TMR2L register contains the low byte of the 16-bit Timer 2. In 8-bit mode, TMR2L contains the 8-bit low byte timer value.



Register 25.17. TMR3H: Timer 3 High Byte

			1		1			
Bit	7	6	5	4	3	2	1	0
Name		TMR3H						
Туре	RW							
Reset	0	0	0	0	0	0	0	0
SFR Add	SFR Address: 0x95							

Table 25.19. TMR3H Register Bit Descriptions

Bit	Name	Function
7:0	TMR3H	Timer 3 High Byte. In 16-bit mode, the TMR3H register contains the high byte of the 16-bit Timer 3. In 8-bit
		mode, TMR3H contains the 8-bit high byte timer value.



26.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE bit of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB8 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its MCE bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).



Figure 26.5. UART Multi-Processor Mode Interconnect Diagram



Register 29.2. C2DEVID: C2 Device ID

Bit	7	6	5	4	3	2	1	0
Name		C2DEVID						
Туре	R							
Reset	0	0	1	1	0	0	0	0
C2 Addr	C2 Address: 0x00							

Table 29.2. C2DEVID Register Bit Descriptions

Bit	Name	Function			
7:0	C2DEVID	Device ID.			
		This read-only register returns the 8-bit device ID: 0x30 (C8051F85x/86x).			

