



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	8KB (8K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f863-c-gs

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	24.2 SMPus Configuration	<b>7</b> 24
	24.2. SIVIBUS CONTINUTATION	234
	24.3. SMBus Operation	234
	24.3.1. Transmitter vs. Receiver	235
		235
	24.3.3. Clock Low Extension	235
	24.3.4. SCL Low Timeout	235
	24.3.5. SCL High (SMBus Free) Timeout	236
	24.4. Using the SMBus	236
	24.4.1. SMBus Configuration Register	236
	24.4.2. SMBus Pin Swap	238
	24.4.3. SMBus Timing Control	238
	24.4.4. SMB0CN Control Register	238
	24.4.5. Hardware Slave Address Recognition	240
	24.4.6. Data Register	241
	24.5. SMBus Transfer Modes	242
	24.5.1. Write Sequence (Master)	242
	24.5.2. Read Sequence (Master)	243
	24.5.3. Write Sequence (Slave)	244
	24.5.4. Read Sequence (Slave)	245
	24.6. SMBus Status Decoding.	245
	24.7. I2C / SMBus Control Registers	251
25	. Timers (Timer0, Timer1, Timer2 and Timer3)	259
	25.1. Timer 0 and Timer 1	261
	25.1.1. Mode 0: 13-bit Counter/Timer	262
	25.1.2. Mode 1: 16-bit Counter/Timer	263
	25.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload	264
	25.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	265
	25.2. Timer 2 and Timer 3	266
	25.2.1. 16-bit Timer with Auto-Reload	266
	25.2.2. 8-bit Timers with Auto-Reload	267
	25.2.3. Capture Mode	268
	25.3. Timer Control Registers.	269
26	Universal Asynchronous Receiver/Transmitter (UART0)	289
	26.1. Enhanced Baud Rate Generation	289
	26.2. Operational Modes	291
	26.2.1. 8-Bit UART	291
	26.2.2. 9-Bit UART	292
	26.3 Multiprocessor Communications	293
	26.4 LIART Control Registers	295
27	Watchdog Timer (WDT0)	298
	27.1 Enabling / Resetting the WDT	299
	27.2 Disabling the WDT	299
	27.3 Disabling the WDT Lockout	299
	27.4 Setting the WDT Interval	200
	27.5 Watchdog Timer Control Registers	300
		500



# C8051F85x-86x

28. Revision-Specific Behavior	301
28.1. Revision Identification	301
28.2. Temperature Sensor Offset and Slope	303
28.3. Flash Endurance	303
28.4. Latch-Up Performance	303
28.5. Unique Identifier	303
29. C2 Interface	304
29.1. C2 Pin Sharing	304
29.2. C2 Interface Registers	305
Document Change List	310
Contact Information	311



- Byte-level bit reversal.
- Automatic CRC of flash contents on one or more 256-byte blocks.
- Initial seed selection of 0x0000 or 0xFFFF.

SILICON LABS

#### 2.7. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a poweron reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost.

The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For VDD Supply Monitor and power-on resets, the RST pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal low-power oscillator. The Watchdog Timer is enabled with the Low Frequency Oscillator (LFO0) as its clock source. Program execution begins at location 0x0000.

### 2.8. On-Chip Debugging

The C8051F85x/86x devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.



Pin Name	Туре	Pin Numbers	Crossbar Capability	Additional Digital Functions	Analog Functions
P1.0	Standard I/O	14	Yes	P1MAT.0	ADC0.8 CP1P.0 CP1N.0
P1.1	Standard I/O	13	Yes	P1MAT.1	ADC0.9 CP1P.1 CP1N.1
P1.2	Standard I/O	11	Yes	P1MAT.2	ADC0.10 CP1P.2 CP1N.2
P1.3	Standard I/O	10	Yes	P1MAT.3	ADC0.11 CP1P.3 CP1N.3
P1.4	Standard I/O	9	Yes	P1MAT.4	ADC0.12 CP1P.4 CP1N.4
P1.5	Standard I/O	8	Yes	P1MAT.5	ADC0.13 CP1P.5 CP1N.5
P1.6	Standard I/O	7	Yes	P1MAT.6	ADC0.14 CP1P.6 CP1N.6
P2.0 / C2D	Standard I/O / C2 Debug Data	6			

#### Table 3.2. Pin Definitions for C8051F850/1/2/3/4/5-GM and C8051F850/1/2/3/4/5-IM



# 8. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The memory organization of the C8051F85x/86x device family is shown in Figure 8.1.



Figure 8.1. C8051F85x/86x Memory Map (8 kB flash version shown)



# 10. Flash Memory

On-chip, re-programmable flash memory is included for program code and non-volatile data storage. The flash memory is organized in 512-byte pages. It can be erased and written through the C2 interface or from firmware by overloading the MOVX instruction. Any individual byte in flash memory must only be written once between page erase operations.

#### **10.1. Security Options**

The CIP-51 provides security options to protect the flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the flash memory from accidental modification by software. PSWE must be explicitly set to '1' before software can modify the flash memory; both PSWE and PSEE must be set to '1' before software can erase flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located in flash user space offers protection of the flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. See Section "8. Memory Organization" on page 52 for the location of the security byte. The flash security mechanism allows the user to lock *n* 512-byte flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where *n* is the 1's complement number represented by the Security Lock Byte. Note that the page containing the flash Security Lock Byte is unlocked when no other flash pages are locked (all bits of the Lock Byte are '1') and locked when any other flash pages are locked (any bit of the Lock Byte is '0'). An example is shown in Figure 10.1.

Security Lock Byte:	11111101b
1s Complement:	00000010b
Flash pages locked:	3 (First two flash pages + Lock Byte Page)

#### Figure 10.1. Security Byte Decoding

The level of flash security depends on the flash access method. The three flash access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages. Table 10.1 summarizes the flash security features of the C8051F85x/86x devices.

Action	C2 Debug	User Firmware executing from:			
	Interface	an unlocked page	a locked page		
Read, Write or Erase unlocked pages (except page with Lock Byte)	Permitted	Permitted	Permitted		
Read, Write or Erase locked pages (except page with Lock Byte)	Not Permitted	Flash Error Reset	Permitted		
Read or Write page containing Lock Byte (if no pages are locked)	Permitted	Permitted	N/A		
Read or Write page containing Lock Byte (if any page is locked)	Not Permitted	Flash Error Reset	Permitted		

#### Table 10.1. Flash Security Summary



### **12.2. Interrupt Control Registers**

Bit	7	6	5	4	3	2	1	0
Name	EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0
Туре	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0

#### Register 12.1. IE: Interrupt Enable

#### SFR Address: 0xA8 (bit-addressable)

#### Table 12.2. IE Register Bit Descriptions

Bit	Name	Function
7	EA	<ul> <li>Enable All Interrupts.</li> <li>Globally enables/disables all interrupts and overrides individual interrupt mask settings.</li> <li>0: Disable all interrupt sources.</li> <li>1: Enable each interrupt according to its individual mask setting.</li> </ul>
6	ESPI0	<ul> <li>Enable SPI0 Interrupt.</li> <li>This bit sets the masking of the SPI0 interrupts.</li> <li>0: Disable all SPI0 interrupts.</li> <li>1: Enable interrupt requests generated by SPI0.</li> </ul>
5	ET2	<ul> <li>Enable Timer 2 Interrupt.</li> <li>This bit sets the masking of the Timer 2 interrupt.</li> <li>0: Disable Timer 2 interrupt.</li> <li>1: Enable interrupt requests generated by the TF2L or TF2H flags.</li> </ul>
4	ES0	Enable UART0 Interrupt. This bit sets the masking of the UART0 interrupt. 0: Disable UART0 interrupt. 1: Enable UART0 interrupt.
3	ET1	<ul> <li>Enable Timer 1 Interrupt.</li> <li>This bit sets the masking of the Timer 1 interrupt.</li> <li>0: Disable all Timer 1 interrupt.</li> <li>1: Enable interrupt requests generated by the TF1 flag.</li> </ul>
2	EX1	<ul> <li>Enable External Interrupt 1.</li> <li>This bit sets the masking of External Interrupt 1.</li> <li>0: Disable external interrupt 1.</li> <li>1: Enable interrupt requests generated by the INT1 input.</li> </ul>
1	ETO	<ul> <li>Enable Timer 0 Interrupt.</li> <li>This bit sets the masking of the Timer 0 interrupt.</li> <li>0: Disable all Timer 0 interrupt.</li> <li>1: Enable interrupt requests generated by the TF0 flag.</li> </ul>



*n* is the ADC resolution in bits (8/10/12).



**Note:** The value of CSAMPLE depends on the PGA Gain. See electrical specifications for details.

#### Figure 14.4. ADC0 Equivalent Input Circuits

#### 14.2.5. Gain Setting

The ADC has gain settings of 1x and 0.5x. In 1x mode, the full scale reading of the ADC is determined directly by VREF. In 0.5x mode, the full-scale reading of the ADC occurs when the input voltage is VREF x 2. The 0.5x gain setting can be useful to obtain a higher input voltage range when using a small VREF voltage, or to measure input voltages that are between VREF and VDD. Gain settings for the ADC are controlled by the ADGN bit in register ADC0CF. Note that even with a gain setting of 0.5, voltages above the supply rail cannot be measured directly by the ADC.

#### 14.3. 8-Bit Mode

Setting the ADC08BE bit in register ADC0CF to 1 will put the ADC in 8-bit mode. In 8-bit mode, only the 8 MSBs of data are converted, allowing the conversion to be completed in fewer SAR clock cycles than a 10-bit conversion. The two LSBs of a conversion are always 00 in this mode, and the ADC0L register will always read back 0x00.

#### 14.4. 12-Bit Mode

When configured for 12-bit conversions, the ADC performs four 10-bit conversions using four different reference voltages and combines the results into a single 12-bit value. Unlike simple averaging techniques, this method provides true 12-bit resolution of AC or DC input signals without depending on noise to provide dithering. The converter also employs a hardware dynamic element matching algorithm that reconfigures the largest elements of the internal DAC for each of the four 10-bit conversions. This reconfiguration cancels any matching errors and enables the converter to achieve 12-bit linearity performance to go along with its 12-bit resolution.

The 12-bit mode is enabled by setting the AD12BE bit in register ADC0AC to logic 1 and configuring the ADC in burst mode (ADBMEN = 1) for four or more conversions. The conversion can be initiated using any of the conversion start sources, and the 12-bit result will appear in the ADC0H and ADC0L registers. Since the 12-bit result is formed from a combination of four 10-bit results, the maximum output value is 4 x (1023) = 4092, rather than the max value of  $(2^{12} - 1) = 4095$  that is produced by a traditional 12-bit converter. To further increase resolution, the burst mode repeat value may be configured to any multiple of four conversions. For example, if a repeat value of 16 is selected, the ADC0 output will be a 14-bit number (sum of four 12-bit numbers) with 13 effective bits of resolution.

The AD12SM bit in register ADC0TK controls when the ADC will track and sample the input signal. When AD12SM is set to 1, the selected input signal will be tracked before the first conversion of a set and held internally during all four conversions. When AD12SM is cleared to 0, the ADC will track and sample the selected input before each of the four conversions in a set. When maximum throughput (180-200 ksps) is



# Register 14.10. ADC0GTL: ADC0 Greater-Than Low Byte

Bit	7	6	5	4	3	2	1	0
Name		ADC0GTL						
Туре		RW						
Reset	1	1	1	1	1	1	1	1
SFR Add	Iress: 0xC3		•	1				

### Table 14.13. ADC0GTL Register Bit Descriptions

Bit	Name	Function
7:0	ADC0GTL	Greater-Than Low Byte.
		Least Significant Byte of the 16-bit Greater-Than window compare register.
Note: In	8-bit mode, this	register should be set to 0x00.



### Register 14.11. ADC0LTH: ADC0 Less-Than High Byte

Bit	7	6	5	4	3	2	1	0
Name	ADCOLTH							
Туре		RW						
Reset	0	0 0 0 0 0 0 0 0						
SFR Add	ress: 0xC6	•	•	•	•			

### Table 14.14. ADC0LTH Register Bit Descriptions

Bit	Name	Function
7:0	ADC0LTH	Less-Than High Byte.
		Most Significant Byte of the 16-bit Less-Than window compare register.



### Register 15.6. PSW: Program Status Word

Bit	7	6	5	4	3	2	1	0			
Name	CY	AC	F0	RS		OV	F1	PARITY			
Туре	RW	RW	RW	R	RW		RW	R			
Reset	0	0	0	0	0	0	0	0			
SFR Add	SFR Address: 0xD0 (bit-addressable)										

#### Table 15.7. PSW Register Bit Descriptions

Bit	Name	Function
7	CY	<b>Carry Flag.</b> This bit is set when the last arithmetic operation resulted in a carry (addition) or a borrow (subtraction). It is cleared to logic 0 by all other arithmetic operations.
6	AC	Auxiliary Carry Flag. This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to logic 0 by all other arithmetic operations.
5	F0	<b>User Flag 0.</b> This is a bit-addressable, general purpose flag for use under software control.
4:3	RS	Register Bank Select.These bits select which register bank is used during register accesses.00: Bank 0, Addresses 0x00-0x0701: Bank 1, Addresses 0x08-0x0F10: Bank 2, Addresses 0x10-0x1711: Bank 3, Addresses 0x18-0x1F
2	OV	<ul> <li>Overflow Flag.</li> <li>This bit is set to 1 under the following circumstances:</li> <li>1. An ADD, ADDC, or SUBB instruction causes a sign-change overflow.</li> <li>2. A MUL instruction results in an overflow (result is greater than 255).</li> <li>3. A DIV instruction causes a divide-by-zero condition.</li> <li>The OV bit is cleared to 0 by the ADD, ADDC, SUBB, MUL, and DIV instructions in all other cases.</li> </ul>
1	F1	User Flag 1. This is a bit-addressable, general purpose flag for use under software control.
0	PARITY	Parity Flag. This bit is set to logic 1 if the sum of the eight bits in the accumulator is odd and cleared if the sum is even.



# Register 20.4. PCA0CLR: PCA Comparator Clear Control

			-	-				-			
Bit	7	6	5	4	3	2	1	0			
Name	CPCPOL		Reserved				CPCE1	CPCE0			
Туре	RW		F	२		RW	RW	RW			
Reset	0	0	0	0	0	0	0	0			
SFR Add	SFR Address: 0x9C										

### Table 20.6. PCA0CLR Register Bit Descriptions

Bit	Name	Function
7	CPCPOL	Comparator Clear Polarity.
		Selects the polarity of the comparator result that will clear the PCA channel(s).
		0: PCA channel(s) will be cleared when comparator result goes logic low.
		1: PCA channel(s) will be cleared when comparator result goes logic high.
6:3	Reserved	Must write reset value.
2	CPCE2	Comparator Clear Enable for CEX2.
		Enables the comparator clear function on PCA channel 2.
1	CPCE1	Comparator Clear Enable for CEX1.
		Enables the comparator clear function on PCA channel 1.
0	CPCE0	Comparator Clear Enable for CEX0.
		Enables the comparator clear function on PCA channel 0.



# Register 20.11. PCA0CENT: PCA Center Alignment Enable

	1		1							
Bit	7	6	5	4	3	2	1	0		
Name			Reserved	CEX2CEN	CEX1CEN	CEX0CEN				
Туре			R			RW	RW	RW		
Reset	0	0	0	0	0	0	0	0		
SFR Add	SFR Address: 0x9E									

### Table 20.13. PCA0CENT Register Bit Descriptions

Bit	Name	Function
7:3	Reserved	Must write reset value.
2	CEX2CEN	<ul> <li>CEX2 Center Alignment Enable.</li> <li>Selects the alignment properties of the CEX2 output channel when operated in any of the PWM modes. This bit does not affect the operation of non-PWM modes.</li> <li>0: Edge-aligned.</li> <li>1: Center-aligned.</li> </ul>
1	CEX1CEN	<ul> <li>CEX1 Center Alignment Enable.</li> <li>Selects the alignment properties of the CEX1 output channel when operated in any of the PWM modes. This bit does not affect the operation of non-PWM modes.</li> <li>0: Edge-aligned.</li> <li>1: Center-aligned.</li> </ul>
0	CEX0CEN	<ul> <li>CEX0 Center Alignment Enable.</li> <li>Selects the alignment properties of the CEX0 output channel when operated in any of the PWM modes. This bit does not affect the operation of non-PWM modes.</li> <li>0: Edge-aligned.</li> <li>1: Center-aligned.</li> </ul>



# Register 21.6. P0MAT: Port 0 Match

Bit	7	6	5	4	3	2	1	0		
Name	POMAT									
Туре	RW									
Reset	1	1	1	1	1	1	1	1		
SFR Add	SFR Address: 0xFD									

# Table 21.9. POMAT Register Bit Descriptions

Bit	Name	Function
7:0	POMAT	Port 0 Match Value.
		Match comparison value used on P0 pins for bits in P0MASK which are set to 1. 0: P0.x pin logic value is compared with logic LOW. 1: P0.x pin logic value is compared with logic HIGH.



#### 23.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

#### 23.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

#### 23.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

#### 23.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

#### 23.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

- 1. NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.
- NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.
- NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 23.2, Figure 23.3, and Figure 23.4 for typical connection diagrams of the various operational modes. **Note that the setting of NSSMD bits affects the pinout of the device.** When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device.



#### 23.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 23.2 shows a connection diagram between two master devices and a single slave in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 23.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 23.4 shows a connection diagram for a master device and a slave device in 4-wire mode.



### 23.7. SPI Control Registers

### Register 23.1. SPI0CFG: SPI0 Configuration

Bit	7	6	5	4	3	2	1	0			
Name	SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT			
Туре	R	RW	RW	RW	R	R	R	R			
Reset	0	0	0	0	0	1	1	1			
SFR Add	SFR Address: 0xA1										

#### Table 23.2. SPI0CFG Register Bit Descriptions

Bit	Name	Function
7	SPIBSY	SPI Busy.
		This bit is set to logic 1 when a SPI transfer is in progress (master or slave mode).
6	MSTEN	Master Mode Enable.
		0: Disable master mode. Operate in slave mode.
		1: Enable master mode. Operate as a master.
5	СКРНА	SPI0 Clock Phase.
		0: Data centered on first edge of SCK period.
		1: Data centered on second edge of SCK period.
4	CKPOL	SPI0 Clock Polarity.
		0: SCK line low in idle state.
		1: SCK line high in idle state.
3	SLVSEL	Slave Selected Flag.
		This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does not indicate the instantaneous value at the NSS pin, but rather a de-glitched version of the pin input.
2	NSSIN	NSS Instantaneous Pin Input.
		This bit mimics the instantaneous value that is present on the NSS port pin at the time that the register is read. This input is not de-glitched.
1	SRMT	Shift Register Empty (valid in slave mode only).
		This bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer or write to the receive buffer. It returns to logic 0 when a data byte is transferred to the shift register from the transmit buffer or by a transition on SCK. SRMT = 1 when in Master Mode.
Note:	In slave mode, dat SYSCLK before th	ta on MOSI is sampled in the center of each data bit. In master mode, data on MISO is sampled one ne end of each data bit, to provide maximum settling time for the slave device.



Bit	Name	Function
1:0	SMBCS	SMBus0 Clock Source Selection.
		These two bits select the SMBus0 clock source, which is used to generate the SMBus0 bit rate. See the SMBus clock timing section for additional details. 00: Timer 0 Overflow 01: Timer 1 Overflow 10: Timer 2 High Byte Overflow 11: Timer 2 Low Byte Overflow

### Table 24.7. SMB0CF Register Bit Descriptions



# Register 25.17. TMR3H: Timer 3 High Byte

					1					
Bit	7	6	5	4	3	2	1	0		
Name	TMR3H									
Туре	RW									
Reset	0	0	0	0	0	0	0	0		
SFR Add	SFR Address: 0x95									

### Table 25.19. TMR3H Register Bit Descriptions

Bit	Name	Function
7:0	TMR3H	<b>Timer 3 High Byte.</b> In 16-bit mode, the TMR3H register contains the high byte of the 16-bit Timer 3. In 8-bit
		mode, TMR3H contains the 8-bit high byte timer value.

