



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | FR81S                                                                                                                                                                         |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                            |
| Speed                      | 128MHz                                                                                                                                                                        |
| Connectivity               | CANbus, CSIO, I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                       |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 98                                                                                                                                                                            |
| Program Memory Size        | 576KB (576K x 8)                                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 64K x 8                                                                                                                                                                       |
| RAM Size                   | 56K x 8                                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 3.7V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 24x12b                                                                                                                                                                    |
| Oscillator Type            | External                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                                            |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 144-LQFP                                                                                                                                                                      |
| Supplier Device Package    | 144-LQFP (20x20)                                                                                                                                                              |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f585lapmc-gtk5e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f585lapmc-gtk5e1</a> |

## MB91580S Series Product Lineup Comparison

## • Memory size

| Items                           | MB91F583SG<br>MB91F583SH<br>MB91F583SJ<br>MB91F583SK | MB91F584SG<br>MB91F584SH<br>MB91F584SJ<br>MB91F584SK | MB91F585SG<br>MB91F585SH<br>MB91F585SJ<br>MB91F585SK |
|---------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|
| Flash memory capacity (program) | 256+64 Kbytes                                        | 384+64 Kbytes                                        | 512+64 Kbytes                                        |
| Flash memory capacity (work)    | 64 Kbytes                                            |                                                      |                                                      |
| RAM capacity (main)             | 32 Kbytes                                            | 48 Kbytes                                            | 48 Kbytes                                            |
| RAM capacity (backup)           | 8 Kbytes                                             |                                                      |                                                      |

## • Function

| Items                                                           | MB91F583SG<br>MB91F584SG<br>MB91F585SG                                                                                                                                                        | MB91F583SH<br>MB91F584SH<br>MB91F585SH | MB91F583SJ<br>MB91F584SJ<br>MB91F585SJ | MB91F583SK<br>MB91F584SK<br>MB91F585SK |
|-----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|----------------------------------------|----------------------------------------|
| System clock                                                    | On-chip PLL clock multiplication system<br>(Up to 32 times of multiplication)<br>Minimum instruction execution time: 7.81ns<br>(128MHz, source oscillation 4MHz × 32 times of multiplication) |                                        |                                        |                                        |
| CR oscillation                                                  | Provided                                                                                                                                                                                      |                                        |                                        |                                        |
| Oscillation stop feature during stand-by                        | Provided                                                                                                                                                                                      | Provided                               | Not provided                           | Not provided                           |
| External bus interface                                          | Not provided                                                                                                                                                                                  |                                        |                                        |                                        |
| DMA transfer                                                    | 8 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| 16-bit base timer                                               | 2 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| Free-run timer                                                  | 6 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| Input capture                                                   | 4 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| Output compare                                                  | 7 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| Waveform generator                                              | 2 unit (7channels)                                                                                                                                                                            |                                        |                                        |                                        |
| 16-bit reload timer                                             | 4 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| PPG                                                             | 6 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| External interrupt                                              | 7 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| A/D converter                                                   | 3 units (17 channels)                                                                                                                                                                         |                                        |                                        |                                        |
| R/D converter                                                   | Not provided                                                                                                                                                                                  |                                        |                                        |                                        |
| D/A converter                                                   | Provided                                                                                                                                                                                      |                                        |                                        |                                        |
| Up/ down counter                                                | 2 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| Multi-function serial interface                                 | 2 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| CAN                                                             | 64msb × 1 channel (ch.0)                                                                                                                                                                      |                                        |                                        |                                        |
| FlexRay                                                         | 128msb × 1unit<br>(ch.A / ch.B)                                                                                                                                                               | Not provided                           | 128msb × 1unit<br>(ch.A / ch.B)        | Not provided                           |
| Software watchdog                                               | Provided                                                                                                                                                                                      |                                        |                                        |                                        |
| Hardware watchdog                                               | Provided                                                                                                                                                                                      |                                        |                                        |                                        |
| CRC generation                                                  | 2 channels                                                                                                                                                                                    |                                        |                                        |                                        |
| Low-voltage detection reset<br>(Internal low-voltage detection) | Provided                                                                                                                                                                                      |                                        |                                        |                                        |
| Low-voltage detection reset<br>(External low-voltage detection) | Provided                                                                                                                                                                                      |                                        |                                        |                                        |
| Device package                                                  | LQFP-64                                                                                                                                                                                       |                                        |                                        |                                        |
| Debug interface                                                 | Built-in OCD (On Chip Debug Unit)                                                                                                                                                             |                                        |                                        |                                        |

Note: For details on the MB91580S series, see the "MB91580M/S Series HARDWARE MANUAL".

## ■ I/O MAP

The following I/O map shows the relationship between memory space and registers for peripheral resources.

### • Legend of I/O Map

| Address             | Address offset value/Register name          |                               |                                                      |                               | Block         |
|---------------------|---------------------------------------------|-------------------------------|------------------------------------------------------|-------------------------------|---------------|
|                     | + 0                                         | + 1                           | + 2                                                  | + 3                           |               |
| 000090 <sub>H</sub> | BT1TMR [R] H<br>00000000 00000000           |                               | BT1TMCR [R/W] B,H,W<br>00000000 00000000             |                               | Base timer 1  |
| 000094 <sub>H</sub> | -                                           | BT1STC [R/W] B<br>00000000    | -                                                    | -                             |               |
| 000098 <sub>H</sub> | BT1PCSR/BT1PRL [R/W] H<br>00000000 00000000 |                               | BT1PDUT/BT1PRLH/BT1DTBF [R/W] H<br>00000000 00000000 |                               |               |
| 00009C <sub>H</sub> | BTSEL [R/W] B<br>----0000                   | -                             | BTSSSR [W] B, H<br>-----11                           |                               |               |
| 0000A0 <sub>H</sub> | ADERH [R/W] B, H, W<br>00000000 00000000    |                               | ADERL [R/W] B, H, W<br>00000000 00000000             |                               | A/D converter |
| 0000A4 <sub>H</sub> | ADCS1 [R/W] B,H,W<br>00000000               | ADCS0 [R/W] B,H,W<br>00000000 | ADCR1 [R] B,H,W<br>-----XX                           | ADCR0 [R] B,H,W<br>XXXXXXXXXX |               |
| 0000A8 <sub>H</sub> | ADCT1 [R/W] B,H,W<br>00010000               | ADCT0 [R/W] B,H,W<br>00101100 | ADSCH [R/W] B,H,W<br>---00000                        | ADECH [R/W] B,H,W<br>---00000 |               |

Read/Write attribute (R: Read W: Write)

Data access attribute  
B: Byte  
H: Half-word  
W: Word

(Note)

The access by the data access attribute  
not described is disabled.

Initial register value after reset

The initial register values after reset are indicated as follows:

"1": Initial value "1"  
 "0": Initial value "0"  
 "X": Initial value undefined  
 "-": Reserved bit/Undefined bit  
 "\*": Initial value "0" or "1" according to the setting

### Note:

It is prohibited to access addresses not described here.

| Address                                         | Address offset value/Register name                   |                                    |                                    |    | Block                   |
|-------------------------------------------------|------------------------------------------------------|------------------------------------|------------------------------------|----|-------------------------|
|                                                 | +0                                                   | +1                                 | +2                                 | +3 |                         |
| 000588 <sub>H</sub><br> <br>00058C <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved                |
| 000590 <sub>H</sub>                             | PMUSTR [R/W]<br>B,H,W<br>0-----1X                    | PMUCTLR[R/W]<br>B,H,W<br>0-00----  | PWRTMCTL[R/W]<br>B,H,W<br>-----011 | -  | PMU                     |
| 000594 <sub>H</sub>                             | -                                                    | PMUINTF1[R/W]<br>B,H,W<br>00000000 | PMUINTF2[R/W]<br>B,H,W<br>-00----- | -  |                         |
| 000598 <sub>H</sub>                             | -                                                    | -                                  | -                                  | -  |                         |
| 00059C <sub>H</sub>                             | -                                                    | -                                  | -                                  | -  |                         |
| 0005A0 <sub>H</sub><br> <br>0005FC <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved                |
| 000600 <sub>H</sub><br> <br>00060C <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved [S]            |
| 000610 <sub>H</sub><br> <br>00063C <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved [S]            |
| 000640 <sub>H</sub><br> <br>00064C <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved [S]            |
| 000650 <sub>H</sub><br> <br>00067C <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved [S]            |
| 000680 <sub>H</sub><br> <br>00068C <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved [S]            |
| 000690 <sub>H</sub><br> <br>0006BC <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved [S]            |
| 0006C0 <sub>H</sub><br> <br>0006CC <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved [S]            |
| 0006D0 <sub>H</sub><br> <br>0006F0 <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved                |
| 0006F4 <sub>H</sub>                             | -                                                    |                                    |                                    |    | Reserved                |
| 0006F8 <sub>H</sub><br> <br>0006FC <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved                |
| 000700 <sub>H</sub>                             | -                                                    |                                    |                                    |    | Reserved                |
| 000704 <sub>H</sub><br> <br>00070C <sub>H</sub> | -                                                    | -                                  | -                                  | -  | Reserved                |
| 000710 <sub>H</sub>                             | BPCCRA[R/W] B<br>00000000                            | BPCCRB[R/W] B<br>00000000          | BPCCRC[R/W] B<br>00000000          | -  | Bus performance counter |
| 000714 <sub>H</sub>                             | BPCTRA[R/W] W<br>00000000 00000000 00000000 00000000 |                                    |                                    |    |                         |
| 000718 <sub>H</sub>                             | BPCTRB[R/W] W<br>00000000 00000000 00000000 00000000 |                                    |                                    |    |                         |
| 00071C <sub>H</sub>                             | BPCTRC[R/W] W<br>00000000 00000000 00000000 00000000 |                                    |                                    |    |                         |

| Address                                         | Address offset value/Register name                |                                                   |                                                              |                                                              | Block                                                                                                                                                                                                                                                                                                                                                                    |
|-------------------------------------------------|---------------------------------------------------|---------------------------------------------------|--------------------------------------------------------------|--------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                 | +0                                                | +1                                                | +2                                                           | +3                                                           |                                                                                                                                                                                                                                                                                                                                                                          |
| 00156C <sub>H</sub>                             | SCR3/(IBCR3)<br>[R/W] B,H,W<br>0--00000           | SMR3[R/W]<br>B,H,W<br>000000-0                    | SSR3[R/W]<br>B,H,W<br>0--00011                               | ESCR3/(IBSR3)<br>[R/W] B,H,W<br>00000000                     | Multi Function<br>Serial I/F 3<br>*1: Byte access<br>is possible only<br>for access to<br>lower 8 bits.<br>*2: Reserved<br>because I <sup>2</sup> C<br>mode is not set<br>immediately<br>after reset<br>*3: Reserved<br>because CSIO<br>mode is not set<br>immediately<br>after reset<br>*4: Reserved<br>because LIN2.1<br>mode is not set<br>immediately<br>after reset |
| 001570 <sub>H</sub>                             | -/(RDR13/(TDR13))[R/W] H,W<br>----- <sup>*3</sup> |                                                   | RDR03/(TDR03)[R/W] B,H,W<br>-----0 00000000 <sup>*1</sup>    |                                                              |                                                                                                                                                                                                                                                                                                                                                                          |
| 001574 <sub>H</sub>                             | SACSR3[R/W] B,H,W<br>0----000 00000000            |                                                   | STMR3[R] B,H,W<br>00000000 00000000                          |                                                              |                                                                                                                                                                                                                                                                                                                                                                          |
| 001578 <sub>H</sub>                             | STMCR3[R/W] B,H,W<br>00000000 00000000            |                                                   | -/(SCSCR3/SFUR3) [R/W] B,H,W<br>----- <sup>*3,*4</sup>       |                                                              |                                                                                                                                                                                                                                                                                                                                                                          |
| 00157C <sub>H</sub>                             | -/(SCSTR33)<br>[R/W] B,H,W<br>----- <sup>*3</sup> | -/(SCSTR23)<br>[R/W] B,H,W<br>----- <sup>*3</sup> | -/(SCSTR13/SFLR<br>13) [R/W] B,H,W<br>----- <sup>*3,*4</sup> | -/(SCSTR03/SFLR<br>03) [R/W] B,H,W<br>----- <sup>*3,*4</sup> |                                                                                                                                                                                                                                                                                                                                                                          |
| 001580 <sub>H</sub>                             | -                                                 | -                                                 | -                                                            | -                                                            |                                                                                                                                                                                                                                                                                                                                                                          |
| 001584 <sub>H</sub>                             | -                                                 | -                                                 | -                                                            | TBYTE03[R/W]<br>B,H,W<br>00000000                            |                                                                                                                                                                                                                                                                                                                                                                          |
| 001588 <sub>H</sub>                             | BGR3[R/W] H,W<br>00000000 00000000                |                                                   | -/(ISMK3)[R/W]<br>B,H,W<br>----- <sup>*2</sup>               | -/(ISBA3)[R/W]<br>B,H,W<br>----- <sup>*2</sup>               |                                                                                                                                                                                                                                                                                                                                                                          |
| 00158C <sub>H</sub>                             | FCR13[R/W]<br>B,H,W<br>00-00100                   | FCR03[R/W]<br>B,H,W<br>-0000000                   | FBYTE23[R/W]<br>B,H,W<br>00000000                            | FBYTE13[R/W]<br>B,H,W<br>00000000                            | Multi Function<br>Serial I/F 4<br>*1: Byte access<br>is possible only<br>for access to<br>lower 8 bits.<br>*2: Reserved<br>because I <sup>2</sup> C<br>mode is not set<br>immediately<br>after reset<br>*3: Reserved<br>because CSIO<br>mode is not set<br>immediately<br>after reset<br>*4: Reserved<br>because LIN2.1<br>mode is not set<br>immediately<br>after reset |
| 001590 <sub>H</sub>                             | SCR4/(IBCR4)<br>[R/W] B,H,W<br>0--00000           | SMR4[R/W]<br>B,H,W<br>000000-0                    | SSR4[R/W]<br>B,H,W<br>0--00011                               | ESCR4/(IBSR4)<br>[R/W] B,H,W<br>00000000                     |                                                                                                                                                                                                                                                                                                                                                                          |
| 001594 <sub>H</sub>                             | -/(RDR14/(TDR14))[R/W] H,W<br>----- <sup>*3</sup> |                                                   | RDR04/(TDR04)[R/W] B,H,W<br>-----0 00000000 <sup>*1</sup>    |                                                              |                                                                                                                                                                                                                                                                                                                                                                          |
| 001598 <sub>H</sub>                             | SACSR4[R/W] B,H,W<br>0----000 00000000            |                                                   | STMR4[R] B,H,W<br>00000000 00000000                          |                                                              |                                                                                                                                                                                                                                                                                                                                                                          |
| 00159C <sub>H</sub>                             | STMCR4[R/W] B,H,W<br>00000000 00000000            |                                                   | -/(SCSCR4/SFUR4) [R/W] B,H,W<br>----- <sup>*3,*4</sup>       |                                                              |                                                                                                                                                                                                                                                                                                                                                                          |
| 0015A0 <sub>H</sub>                             | -/(SCSTR34)<br>[R/W] B,H,W<br>----- <sup>*3</sup> | -/(SCSTR24)<br>[R/W] B,H,W<br>----- <sup>*3</sup> | -/(SCSTR14/SFLR<br>14) [R/W] B,H,W<br>----- <sup>*3,*4</sup> | -/(SCSTR04/SFLR<br>04) [R/W] B,H,W<br>----- <sup>*3,*4</sup> |                                                                                                                                                                                                                                                                                                                                                                          |
| 0015A4 <sub>H</sub>                             | -                                                 | -/(SCSFR24)[R/W]<br>B,H,W<br>----- <sup>*3</sup>  | -/(SCSFR14)[R/W]<br>B,H,W<br>----- <sup>*3</sup>             | -/(SCSFR04)[R/W]<br>B,H,W<br>----- <sup>*3</sup>             |                                                                                                                                                                                                                                                                                                                                                                          |
| 0015A8 <sub>H</sub>                             | -/(TBYTE34)[R/W]<br>B,H,W<br>----- <sup>*3</sup>  | -/(TBYTE24)[R/W]<br>B,H,W<br>----- <sup>*3</sup>  | -/(TBYTE14)[R/W]<br>B,H,W<br>----- <sup>*3</sup>             | TBYTE04[R/W]<br>B,H,W<br>00000000                            |                                                                                                                                                                                                                                                                                                                                                                          |
| 0015AC <sub>H</sub>                             | BGR4[R/W] H,W<br>00000000 00000000                |                                                   | -/(ISMK4)[R/W]<br>B,H,W<br>----- <sup>*2</sup>               | -/(ISBA4)[R/W]<br>B,H,W<br>----- <sup>*2</sup>               |                                                                                                                                                                                                                                                                                                                                                                          |
| 0015B0 <sub>H</sub>                             | FCR14[R/W]<br>B,H,W<br>00-00100                   | FCR04[R/W]<br>B,H,W<br>-0000000                   | FBYTE24[R/W]<br>B,H,W<br>00000000                            | FBYTE14[R/W]<br>B,H,W<br>00000000                            |                                                                                                                                                                                                                                                                                                                                                                          |
| 0015B4 <sub>H</sub><br> <br>001FFC <sub>H</sub> | -                                                 | -                                                 | -                                                            | -                                                            | Reserved                                                                                                                                                                                                                                                                                                                                                                 |

| Address                                         | Address offset value/Register name      |                                 |                                        |                                 | Block                                       |
|-------------------------------------------------|-----------------------------------------|---------------------------------|----------------------------------------|---------------------------------|---------------------------------------------|
|                                                 | +0                                      | +1                              | +2                                     | +3                              |                                             |
| 000100 <sub>H</sub>                             | TMRLRA1[R/W] H<br>XXXXXXXXXX XXXXXXXXXX |                                 | TMR1[R] H<br>XXXXXXXXXX XXXXXXXXXX     |                                 | Reload timer 1                              |
| 000104 <sub>H</sub>                             | TMRLRB1[R/W] H<br>XXXXXXXXXX XXXXXXXXXX |                                 | TMCSR1[R/W] B,H,W<br>00000000 0-000000 |                                 |                                             |
| 000108 <sub>H</sub>                             | TMRLRA2[R/W] H<br>XXXXXXXXXX XXXXXXXXXX |                                 | TMR2[R] H<br>XXXXXXXXXX XXXXXXXXXX     |                                 | Reload timer 2                              |
| 00010C <sub>H</sub>                             | TMRLRB2[R/W] H<br>XXXXXXXXXX XXXXXXXXXX |                                 | TMCSR2[R/W] B,H,W<br>00000000 0-000000 |                                 |                                             |
| 000110 <sub>H</sub>                             | TMRLRA3[R/W] H<br>XXXXXXXXXX XXXXXXXXXX |                                 | TMR3[R] H<br>XXXXXXXXXX XXXXXXXXXX     |                                 | Reload timer 3                              |
| 000114 <sub>H</sub>                             | TMRLRB3[R/W] H<br>XXXXXXXXXX XXXXXXXXXX |                                 | TMCSR3[R/W] B,H,W<br>00000000 0-000000 |                                 |                                             |
| 000118 <sub>H</sub><br> <br>00011C <sub>H</sub> | -                                       | -                               | -                                      | -                               | Reserved                                    |
| 000120 <sub>H</sub>                             | IRPR0H[R] B,H,W<br>00-----              | IRPR0L[R] B,H,W<br>00-----      | IRPR1H[R] B,H,W<br>00-----             | IRPR1L[R] B,H,W<br>-----        | Interrupt request<br>batch read<br>register |
| 000124 <sub>H</sub>                             | IRPR2H[R] B,H,W<br>-----                | IRPR2L[R] B,H,W<br>0000----     | IRPR3H[R] B,H,W<br>00-----             | IRPR3L[R] B,H,W<br>00-----      |                                             |
| 000128 <sub>H</sub>                             | IRPR4H[R] B,H,W<br>00-----              | IRPR4L[R] B,H,W<br>000000--     | IRPR5H[R] B,H,W<br>00-----             | IRPR5L[R] B,H,W<br>00-----      |                                             |
| 00012C <sub>H</sub>                             | IRPR6H[R] B,H,W<br>000000--             | IRPR6L[R] B,H,W<br>000000--     | IRPR7H[R] B,H,W<br>000000--            | IRPR7L[R] B,H,W<br>000000--     |                                             |
| 000130 <sub>H</sub>                             | IRPR8H[R] B,H,W<br>000000--             | IRPR8L[R] B,H,W<br>00-----      | IRPR9H[R] B,H,W<br>00-----             | IRPR9L[R] B,H,W<br>00-----      |                                             |
| 000134 <sub>H</sub>                             | IRPR10H[R]<br>B,H,W<br>00-----          | IRPR10L[R]<br>B,H,W<br>00-----  | IRPR11H[R]<br>B,H,W<br>00-----         | IRPR11L[R]<br>B,H,W<br>0000000- |                                             |
| 000138 <sub>H</sub>                             | IRPR12H[R]<br>B,H,W<br>0000000-         | IRPR12L[R]<br>B,H,W<br>00000000 | IRPR13H[R]<br>B,H,W<br>00000000        | IRPR13L[R]<br>B,H,W<br>00000000 |                                             |
| 00013C <sub>H</sub>                             | IRPR14H[R]<br>B,H,W<br>00-----          | IRPR14L[R]<br>B,H,W<br>00-----  | IRPR15H[R]<br>B,H,W<br>00000000        | IRPR15L[R]<br>B,H,W<br>00000--- |                                             |
| 000140 <sub>H</sub>                             | IRPR16H[R]<br>B,H,W<br>00-----          | IRPR16L[R]<br>B,H,W<br>00-----  | IRPR17H[R]<br>B,H,W<br>00-----         | IRPR17L[R]<br>B,H,W<br>00-----  |                                             |
| 000144 <sub>H</sub>                             | IRPR18H[R]<br>B,H,W<br>00-----          | IRPR18L[R]<br>B,H,W<br>000000-- | -                                      | -                               |                                             |
| 000148 <sub>H</sub><br> <br>0001FC <sub>H</sub> | -                                       | -                               | -                                      | -                               | Reserved                                    |
| 000200 <sub>H</sub>                             | PCN0[R/W] B,H,W<br>00000000 000000-0    |                                 | PCSR0[W] H,W<br>XXXXXXXXXX XXXXXXXXXX  |                                 | PPG0                                        |
| 000204 <sub>H</sub>                             | PDUT0[W] H,W<br>XXXXXXXXXX XXXXXXXXXX   |                                 | PTMR0[R] H,W<br>11111111 11111111      |                                 |                                             |
| 000208 <sub>H</sub>                             | PCN1[R/W] B,H,W<br>00000000 000000-0    |                                 | PCSR1[W] H,W<br>XXXXXXXXXX XXXXXXXXXX  |                                 | PPG1                                        |
| 00020C <sub>H</sub>                             | PDUT1[W] H,W<br>XXXXXXXXXX XXXXXXXXXX   |                                 | PTMR1[R] H,W<br>11111111 11111111      |                                 |                                             |
| 000210 <sub>H</sub>                             | PCN2[R/W] B,H,W<br>00000000 000000-0    |                                 | PCSR2[W] H,W<br>XXXXXXXXXX XXXXXXXXXX  |                                 | PPG2                                        |
| 000214 <sub>H</sub>                             | PDUT2[W] H,W<br>XXXXXXXXXX XXXXXXXXXX   |                                 | PTMR2[R] H,W<br>11111111 11111111      |                                 |                                             |

| Address                                         | Address offset value/Register name                        |                                  |                                   |                                  | Block                                                  |
|-------------------------------------------------|-----------------------------------------------------------|----------------------------------|-----------------------------------|----------------------------------|--------------------------------------------------------|
|                                                 | +0                                                        | +1                               | +2                                | +3                               |                                                        |
| 000354 <sub>H</sub>                             | -                                                         | -                                | PACR4[R/W] H<br>000000-0 00000--0 |                                  | MPU [S]<br>(Only the CPU<br>can access this<br>area)   |
| 000358 <sub>H</sub>                             | PABR5[R/W] W<br>XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX0000 |                                  |                                   |                                  |                                                        |
| 00035C <sub>H</sub>                             | -                                                         | -                                | PACR5[R/W] H<br>000000-0 00000--0 |                                  |                                                        |
| 000360 <sub>H</sub>                             | PABR6[R/W] W<br>XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX0000 |                                  |                                   |                                  |                                                        |
| 000364 <sub>H</sub>                             | -                                                         | -                                | PACR6[R/W] H<br>000000-0 00000--0 |                                  |                                                        |
| 000368 <sub>H</sub>                             | PABR7[R/W] W<br>XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX0000 |                                  |                                   |                                  |                                                        |
| 00036C <sub>H</sub>                             | -                                                         | -                                | PACR7[R/W] H<br>000000-0 00000--0 |                                  |                                                        |
| 000370 <sub>H</sub>                             | -                                                         |                                  |                                   |                                  | Reserved [S]                                           |
| 000374 <sub>H</sub>                             | -                                                         | -                                | -                                 |                                  |                                                        |
| 000378 <sub>H</sub>                             | -                                                         |                                  |                                   |                                  |                                                        |
| 00037C <sub>H</sub>                             | -                                                         | -                                | -                                 |                                  |                                                        |
| 000380 <sub>H</sub>                             | -                                                         |                                  |                                   |                                  |                                                        |
| 000384 <sub>H</sub>                             | -                                                         | -                                | -                                 |                                  |                                                        |
| 000388 <sub>H</sub>                             | -                                                         |                                  |                                   |                                  |                                                        |
| 00038C <sub>H</sub>                             | -                                                         | -                                | -                                 |                                  |                                                        |
| 000390 <sub>H</sub>                             | -                                                         |                                  |                                   |                                  | Reserved [S]                                           |
| 000394 <sub>H</sub>                             | -                                                         | -                                | -                                 |                                  |                                                        |
| 000398 <sub>H</sub>                             | -                                                         |                                  |                                   |                                  |                                                        |
| 00039C <sub>H</sub>                             | -                                                         | -                                | -                                 |                                  |                                                        |
| 0003A0 <sub>H</sub>                             | -                                                         |                                  |                                   |                                  |                                                        |
| 0003A4 <sub>H</sub>                             | -                                                         | -                                | -                                 |                                  |                                                        |
| 0003A8 <sub>H</sub>                             | -                                                         |                                  |                                   |                                  |                                                        |
| 0003AC <sub>H</sub>                             | -                                                         | -                                | -                                 |                                  | Reserved [S]                                           |
| 0003B0 <sub>H</sub><br> <br>0003FC <sub>H</sub> | -                                                         | -                                | -                                 | -                                |                                                        |
| 000400 <sub>H</sub>                             | ICSEL0[R/W]<br>B,H,W<br>-----000                          | ICSEL1[R/W]<br>B,H,W<br>-----0   | ICSEL2[R/W]<br>B,H,W<br>-----0    | ICSEL3[R/W]<br>B,H,W<br>-----0   | Generation and<br>clearing of DMA<br>transfer requests |
| 000404 <sub>H</sub>                             | ICSEL4[R/W]<br>B,H,W<br>-----0                            | ICSEL5[R/W]<br>B,H,W<br>-----0   | ICSEL6[R/W]<br>B,H,W<br>-----0    | ICSEL7[R/W]<br>B,H,W<br>----000  |                                                        |
| 000408 <sub>H</sub>                             | ICSEL8[R/W]<br>B,H,W<br>-----0                            | ICSEL9[R/W]<br>B,H,W<br>-----0   | ICSEL10[R/W]<br>B,H,W<br>----000  | ICSEL11[R/W]<br>B,H,W<br>----000 |                                                        |
| 00040C <sub>H</sub>                             | ICSEL12[R/W]<br>B,H,W<br>----000                          | ICSEL13[R/W]<br>B,H,W<br>----000 | ICSEL14[R/W]<br>B,H,W<br>----000  | ICSEL15[R/W]<br>B,H,W<br>-----0  |                                                        |
| 000410 <sub>H</sub>                             | ICSEL16[R/W]<br>B,H,W<br>-----0                           | ICSEL17[R/W]<br>B,H,W<br>-----0  | ICSEL18[R/W]<br>B,H,W<br>-----0   | ICSEL19[R/W]<br>B,H,W<br>-----0  |                                                        |

| Address                                         | Address offset value/Register name    |                                    |                                       |                                    | Block                                |
|-------------------------------------------------|---------------------------------------|------------------------------------|---------------------------------------|------------------------------------|--------------------------------------|
|                                                 | +0                                    | +1                                 | +2                                    | +3                                 |                                      |
| 000508 <sub>H</sub><br> <br>00050C <sub>H</sub> | -                                     | -                                  | -                                     | -                                  | Reserved                             |
| 000510 <sub>H</sub>                             | CSELR[R/W]<br>B,H,W<br>-0----00       | CMONR[R]<br>B,H,W<br>-01---00      | MTMCR[R/W]<br>B,H,W<br>00001111       | -                                  | Clock control<br>[S]                 |
| 000514 <sub>H</sub>                             | PLLCR[R/W] B,H,W<br>00-00000 11110000 |                                    | CSTBR[R/W]<br>B,H,W<br>----0000       | PTMCR[R/W]<br>B,H,W<br>00-----     |                                      |
| 000518 <sub>H</sub>                             | -                                     | -                                  | CPUAR[R/W]<br>B,H,W<br>0---XXXX       | -                                  | Reset [S]                            |
| 00051C <sub>H</sub>                             | -                                     | -                                  | -                                     | -                                  | Reserved [S]                         |
| 000520 <sub>H</sub>                             | CCPSSELR[R/W]<br>B,H,W<br>-----0      | -                                  | -                                     | CCPSDIVR[R/W]<br>B,H,W<br>-000-000 | Clock control 2                      |
| 000524 <sub>H</sub>                             | -                                     | CCPLLFBR[R/W]<br>B,H,W<br>-0000000 | CCSSFBR0[R/W]<br>B,H,W<br>--000000    | CCSSFBR1[R/W]<br>B,H,W<br>---00000 |                                      |
| 000528 <sub>H</sub>                             | -                                     | CCSSCCR0[R/W]<br>B,H,W<br>----0000 | CCSSCCR1[R/W] H,W<br>000-----         |                                    |                                      |
| 00052C <sub>H</sub>                             | -                                     | CCCGRCR0[R/W]<br>B,H,W<br>00----00 | CCCGRCR1[R/W]<br>B,H,W<br>00000000    | CCCGRCR2[R/W]<br>B,H,W<br>00000000 |                                      |
| 000530 <sub>H</sub>                             | -                                     | -                                  | CCPMUCR0[R/W]<br>B,H,W<br>0-----00    | CCPMUCR1[R/W]<br>B,H,W<br>0--00000 |                                      |
| 000534 <sub>H</sub>                             | -                                     | -                                  | -                                     | -                                  |                                      |
| 000538 <sub>H</sub>                             | -                                     | -                                  | -                                     | -                                  |                                      |
| 00053C <sub>H</sub>                             | -                                     | -                                  | -                                     | -                                  |                                      |
| 000540 <sub>H</sub><br> <br>00054C <sub>H</sub> | -                                     | -                                  | -                                     | -                                  | Reserved                             |
| 000550 <sub>H</sub>                             | EIRR0[R/W]<br>B,H,W<br>XXXXXXXXXX     | ENIR0[R/W]<br>B,H,W<br>00000000    | ELVR0[R/W] B,H,W<br>00000000 00000000 |                                    | External<br>interrupt<br>(INT0 to 7) |
| 000554 <sub>H</sub><br> <br>000568 <sub>H</sub> | -                                     | -                                  | -                                     | -                                  | Reserved                             |
| 00056C <sub>H</sub>                             | -                                     | CSVCR[R/W] B<br>-0--1--0           | -                                     | -                                  | CSV                                  |
| 000570 <sub>H</sub>                             | CRTR[R/W]<br>B,H,W 01111111           | -                                  | -                                     | -                                  | WDT1<br>calibration<br>(trimming)    |
| 000574 <sub>H</sub><br> <br>00057C <sub>H</sub> | -                                     | -                                  | -                                     | -                                  | Reserved                             |
| 000580 <sub>H</sub>                             | REGSEL[R/W]<br>B,H,W<br>01--110-      | -                                  | -                                     | -                                  | Regulator<br>control                 |
| 000584 <sub>H</sub>                             | LVD5R[R/W]<br>B,H,W<br>-----1         | LVD5F[R/W]<br>B,H,W<br>0-010--1    | LVD[R/W]<br>B,H,W<br>01000--0         | -                                  | Low-voltage<br>detection             |




| Address                        | Address offset value/Register name                     |    |                                            |                                  | Block                    |
|--------------------------------|--------------------------------------------------------|----|--------------------------------------------|----------------------------------|--------------------------|
|                                | +0                                                     | +1 | +2                                         | +3                               |                          |
| 00110 <sub>C<sub>H</sub></sub> | CPCLRB1/CPCLR1[R/W] H,W<br>11111111 11111111           |    | TCDT1[R/W] H,W<br>00000000 00000000        |                                  | Free-run timer 1         |
| 001110 <sub>H</sub>            | TCCS1[R/W] B,H,W<br>00000000 01000000 ----0000 -----   |    |                                            |                                  |                          |
| 001114 <sub>H</sub>            | CPCLRB2/CPCLR2[R/W] H,W<br>11111111 11111111           |    | TCDT2[R/W] H,W<br>00000000 00000000        |                                  | Free-run timer 2         |
| 001118 <sub>H</sub>            | TCCS2[R/W] B,H,W<br>00000000 01000000 ----0000 -----   |    |                                            |                                  |                          |
| 00111C <sub>H</sub>            | CPCLRB3/CPCLR3[R/W] H,W<br>11111111 11111111           |    | TCDT3[R/W] H,W<br>00000000 00000000        |                                  | Free-run timer 3         |
| 001120 <sub>H</sub>            | TCCS3[R/W] B,H,W<br>00000000 01000000 ----0000 -----   |    |                                            |                                  |                          |
| 001124 <sub>H</sub>            | CPCLRB4/CPCLR4[R/W] H,W<br>11111111 11111111           |    | TCDT4[R/W] H,W<br>00000000 00000000        |                                  | Free-run timer 4         |
| 001128 <sub>H</sub>            | TCCS4[R/W] B,H,W<br>00000000 01000000 ----0000 -----   |    |                                            |                                  |                          |
| 00112C <sub>H</sub>            | CPCLRB5/CPCLR5[R/W] H,W<br>11111111 11111111           |    | TCDT5[R/W] H,W<br>00000000 00000000        |                                  | Free-run timer 5         |
| 001130 <sub>H</sub>            | TCCS5[R/W] B,H,W<br>00000000 01000000 ----0000 -----   |    |                                            |                                  |                          |
| 001134 <sub>H</sub>            | FRS0[R/W] B,H,W<br>----- -000-000 -000-000 -000-000    |    |                                            |                                  | Free-run timer selection |
| 001138 <sub>H</sub>            | FRS1[R/W] B,H,W<br>----- -000-000 -000-000             |    |                                            |                                  |                          |
| 00113C <sub>H</sub>            | FRS2[R/W] B,H,W<br>----- -000-000 -000-000 -000-000    |    |                                            |                                  |                          |
| 001140 <sub>H</sub>            | FRS3[R/W] B,H,W<br>----- -000-000 -000-000             |    |                                            |                                  |                          |
| 001144 <sub>H</sub>            | FRS4[R/W] B,H,W<br>-000-000 -000-000 -000-000 -000-000 |    |                                            |                                  |                          |
| 001148 <sub>H</sub>            | FRS5[R/W] B,H,W<br>-000-000 -000-000 -000-000 -000-000 |    |                                            |                                  |                          |
| 00114C <sub>H</sub>            | FRS6[R/W] B,H,W<br>-000-000 -000-000 -000-000 -000-000 |    |                                            |                                  |                          |
| 001150 <sub>H</sub>            | -                                                      |    |                                            |                                  |                          |
| 001154 <sub>H</sub>            | OCCPB0/OCCP0[R/W] H,W<br>00000000 00000000             |    | OCCPB1/OCCP1[R/W] H,W<br>00000000 00000000 |                                  | Output compare 0/1       |
| 001158 <sub>H</sub>            | OCS01[R/W] B,H,W<br>-110--00 00001100                  |    | -                                          | OCMOD01[R/W]<br>B,H,W<br>-----00 |                          |
| 00115C <sub>H</sub>            | OCCPB2/OCCP2[R/W] H,W<br>00000000 00000000             |    | OCCPB3/OCCP3[R/W] H,W<br>00000000 00000000 |                                  | Output compare 2/3       |
| 001160 <sub>H</sub>            | OCS23[R/W] B,H,W<br>-110--00 00001100                  |    | -                                          | OCMOD23[R/W]<br>B,H,W<br>-----00 |                          |
| 001164 <sub>H</sub>            | OCCPB4/OCCP4[R/W] H,W<br>00000000 00000000             |    | OCCPB5/OCCP5[R/W] H,W<br>00000000 00000000 |                                  | Output compare 4/5       |
| 001168 <sub>H</sub>            | OCS45[R/W] B,H,W<br>-110--00 00001100                  |    | -                                          | OCMOD45[R/W]<br>B,H,W<br>-----00 |                          |
| 00116C <sub>H</sub>            | OCCPB6/OCCP6[R/W] H,W<br>00000000 00000000             |    | OCCPB7/OCCP7[R/W] H,W<br>00000000 00000000 |                                  | Output compare 6/7       |
| 001170 <sub>H</sub>            | OCS67[R/W] B,H,W<br>-110--00 00001100                  |    | -                                          | OCMOD67[R/W]<br>B,H,W<br>-----00 |                          |

| Address             | Address offset value/Register name           |                                   |                                              |                                     | Block                          |
|---------------------|----------------------------------------------|-----------------------------------|----------------------------------------------|-------------------------------------|--------------------------------|
|                     | +0                                           | +1                                | +2                                           | +3                                  |                                |
| 001174 <sub>H</sub> | OCCPB8/OCCP8[R/W] H,W<br>00000000 00000000   |                                   | OCCPB9/OCCP9[R/W] H,W<br>00000000 00000000   |                                     | Output compare<br>8/9          |
| 001178 <sub>H</sub> | OCS89[R/W] B,H,W<br>-110--00 00001100        |                                   | -                                            | OCMOD89[R/W]<br>B,H,W<br>-----00    |                                |
| 00117C <sub>H</sub> | OCCPB10/OCCP10[R/W] H,W<br>00000000 00000000 |                                   | OCCPB11/OCCP11[R/W] H,W<br>00000000 00000000 |                                     | Output compare<br>10/11        |
| 001180 <sub>H</sub> | OCS1011[R/W]<br>B,H,W<br>-110--00 00001100   |                                   | -                                            | OCMOD1011<br>[R/W] B,H,W<br>-----00 |                                |
| 001184 <sub>H</sub> | IPCP0[R] H,W<br>00000000 00000000            |                                   | IPCP1[R] H,W<br>00000000 00000000            |                                     | Input capture 0/1              |
| 001188 <sub>H</sub> | ICS01[R/W]<br>B,H,W<br>-----00 00000000      |                                   | -                                            | LSYNS[R/W]<br>B,H,W<br>---00000     |                                |
| 00118C <sub>H</sub> | IPCP2[R] H,W<br>00000000 00000000            |                                   | IPCP3[R] H,W<br>00000000 00000000            |                                     | Input capture 2/3              |
| 001190 <sub>H</sub> | ICS23[R/W] B,H,W<br>-----00 00000000         |                                   | -                                            | -                                   |                                |
| 001194 <sub>H</sub> | IPCP4[R] H,W<br>00000000 00000000            |                                   | IPCP5[R] H,W<br>00000000 00000000            |                                     | Input capture 4/5              |
| 001198 <sub>H</sub> | ICS45[R/W] B,H,W<br>-----00 00000000         |                                   | -                                            | -                                   |                                |
| 00119C <sub>H</sub> | IPCP6[R] H,W<br>00000000 00000000            |                                   | IPCP7[R] H,W<br>00000000 00000000            |                                     | Input capture 6/7              |
| 0011A0 <sub>H</sub> | ICS67[R/W] B,H,W<br>-----00 00000000         |                                   | -                                            | -                                   |                                |
| 0011A4 <sub>H</sub> | DTSR[R/W]<br>B,H,W<br>-----10                | -                                 | -                                            | -                                   | DTTI selection                 |
| 0011A8 <sub>H</sub> | TMRR0[R/W] H,W<br>00000000 00000001          |                                   | TMRR1[R/W] H,W<br>00000000 00000001          |                                     | Waveform<br>generator<br>0/1/2 |
| 0011AC <sub>H</sub> | TMRR2[R/W] H,W<br>00000000 00000001          |                                   | -                                            | -                                   |                                |
| 0011B0 <sub>H</sub> | DTSCR0[R/W]<br>B,H,W<br>00000000             | DTSCR1[R/W]<br>B,H,W<br>00000000  | DTSCR2[R/W]<br>B,H,W<br>00000000             | -                                   |                                |
| 0011B4 <sub>H</sub> | -                                            | DTIR0[R/W]<br>B,H,W<br>000000--   | -                                            | DTMNS0[R/W]<br>B,H,W<br>00---000    |                                |
| 0011B8 <sub>H</sub> | -                                            | SIGCR10[R/W]<br>B,H,W<br>00000000 | -                                            | SIGCR20[R/W]<br>B,H,W<br>000000-1   |                                |
| 0011BC <sub>H</sub> | PICS0[R/W] B,H,W<br>000000-- -----           |                                   |                                              |                                     |                                |

| Address                                         | Address offset value/Register name                 |    |    |    | Block          |
|-------------------------------------------------|----------------------------------------------------|----|----|----|----------------|
|                                                 | +0                                                 | +1 | +2 | +3 |                |
| 00D190 <sub>H</sub>                             | OSID9[R] W<br>----- 00----00 00000000              |    |    |    | FlexRay<br>GTU |
| 00D194 <sub>H</sub>                             | OSID10[R] W<br>----- 00----00 00000000             |    |    |    |                |
| 00D198 <sub>H</sub>                             | OSID11[R] W<br>----- 00----00 00000000             |    |    |    |                |
| 00D19C <sub>H</sub>                             | OSID12[R] W<br>----- 00----00 00000000             |    |    |    |                |
| 00D1A0 <sub>H</sub>                             | OSID13[R] W<br>----- 00----00 00000000             |    |    |    |                |
| 00D1A4 <sub>H</sub>                             | OSID14[R] W<br>----- 00----00 00000000             |    |    |    |                |
| 00D1A8 <sub>H</sub>                             | OSID15[R] W<br>----- 00----00 00000000             |    |    |    |                |
| 00D1AC <sub>H</sub>                             | -                                                  |    |    |    | Reserved       |
| 00D1B0 <sub>H</sub>                             | NMV1[R] W<br>00000000 00000000 00000000 00000000   |    |    |    | FlexRay<br>NEM |
| 00D1B4 <sub>H</sub>                             | NMV2[R] W<br>00000000 00000000 00000000 00000000   |    |    |    |                |
| 00D1B8 <sub>H</sub>                             | NMV3[R] W<br>00000000 00000000 00000000 00000000   |    |    |    |                |
| 00D1BC <sub>H</sub><br> <br>00D2FC <sub>H</sub> | -                                                  |    |    |    | Reserved       |
| 00D300 <sub>H</sub>                             | MRC[R/W] W<br>----001 10000000 00000000 00000000   |    |    |    | FlexRay<br>MHD |
| 00D304 <sub>H</sub>                             | FRF[R/W] W<br>-----1 10000000 --00000 00000000     |    |    |    |                |
| 00D308 <sub>H</sub>                             | FRFM[R/W] W<br>----- -----00000 000000--           |    |    |    |                |
| 00D30C <sub>H</sub>                             | FCL[R/W] W<br>----- ----- 10000000                 |    |    |    |                |
| 00D310 <sub>H</sub>                             | MHDS[R/W] W<br>-0000000 -0000000 -0000000 00000000 |    |    |    |                |
| 00D314 <sub>H</sub>                             | LDTS[R] W<br>----000 00000000 ----000 00000000     |    |    |    |                |
| 00D318 <sub>H</sub>                             | FSR[R] W<br>----- ----- 00000000 ----000           |    |    |    |                |
| 00D31C <sub>H</sub>                             | MHDF[R/W] W<br>----- -----0 00000000               |    |    |    |                |
| 00D320 <sub>H</sub>                             | TXRQ1[R] W<br>00000000 00000000 00000000 00000000  |    |    |    |                |
| 00D324 <sub>H</sub>                             | TXRQ2[R] W<br>00000000 00000000 00000000 00000000  |    |    |    |                |
| 00D328 <sub>H</sub>                             | TXRQ3[R] W<br>00000000 00000000 00000000 00000000  |    |    |    |                |
| 00D32C <sub>H</sub>                             | TXRQ4[R] W<br>00000000 00000000 00000000 00000000  |    |    |    |                |
| 00D330 <sub>H</sub>                             | NDAT1[R] W<br>00000000 00000000 00000000 00000000  |    |    |    |                |
| 00D334 <sub>H</sub>                             | NDAT2[R] W<br>00000000 00000000 00000000 00000000  |    |    |    |                |
| 00D338 <sub>H</sub>                             | NDAT3[R] W<br>00000000 00000000 00000000 00000000  |    |    |    |                |

- Guaranteed operation range




Note: The CPU will be reset at the power supply voltage of the low-voltage detection setting voltage or less.

#### Oscillation clock frequency vs. Internal operation clock frequency

|                             |      | Internal operation clock frequency |                 |                 |                 |                 |     |                  |     |                  |
|-----------------------------|------|------------------------------------|-----------------|-----------------|-----------------|-----------------|-----|------------------|-----|------------------|
|                             |      | Main clock                         | PLL clock       |                 |                 |                 |     |                  |     |                  |
|                             |      |                                    | Multiplied by 1 | Multiplied by 2 | Multiplied by 3 | Multiplied by 4 | ... | Multiplied by 20 | ... | Multiplied by 32 |
| Oscillation clock frequency | 4MHz | 2MHz                               | 4MHz            | 8MHz            | 12MHz           | 16MHz           | ... | 80MHz            | ... | 128MHz           |

- Example of oscillation circuit



Note: If it is impossible to start the oscillation within or equal to 20ms when starting from the oscillation stop state, the clock supervisor performs a detection of oscillation stop and moves to the fail safe operation.



Design your print circuit board so that the oscillator can start oscillation within 20ms. In addition, when configuring the oscillator circuit, it is recommended to ask matching evaluation of the circuit to oscillator manufacturers for the design.



## (2) Reset input



(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> = 5.0V ± 10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0V)



| Parameter                     | Symbol            | Pin name | Conditions | Value                                   |     | Unit | Remarks                 |
|-------------------------------|-------------------|----------|------------|-----------------------------------------|-----|------|-------------------------|
|                               |                   |          |            | Min                                     | Max |      |                         |
| Reset input time              | t <sub>RSTL</sub> | RSTX     | -          | 10                                      | -   | μs   | During normal operation |
|                               |                   |          |            | Oscillation time of oscillator*<br>+0.1 | -   | ms   | At Stop mode            |
|                               |                   |          |            | 100                                     | -   | μs   | At Clock mode           |
| Width for reset input removal |                   |          |            | 1                                       | -   | μs   |                         |

\*: The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%.  
For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred μs and several ms, and for an external clock, the time is 0 ms.











## (4-1-8) When the serial chip select is used (SCSCR:CSSEN=1)

- Serial clock output signal detect level "L"(SMR,SCSFR:SCINV=1)
- Serial chip select inactive level "L"(SCSCR,SCSFR:CSLVL=0)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                       | Symbol            | Pin name                                                                                            | Conditions                                             | Value                                          |                                                | Unit | Remarks |
|---------------------------------|-------------------|-----------------------------------------------------------------------------------------------------|--------------------------------------------------------|------------------------------------------------|------------------------------------------------|------|---------|
|                                 |                   |                                                                                                     |                                                        | Min                                            | Max                                            |      |         |
| SCS ↑ ⇒ SCK ↑ setup time        | t <sub>CSSU</sub> | SCK1 to SCK4,<br>SCK3_1,SCK4_1,<br>SCS1 to SCS3,<br>SCS3_1,<br>SCS40 to SCS43<br>SCS40_1 to SCS43_1 | Master mode<br>C <sub>L</sub> =50pF                    | t <sub>CSSU</sub> *1+0                         | t <sub>CSSU</sub> *1+50                        | ns   |         |
| SCK ↓ ⇒ SCS ↓ hold time         | t <sub>CSHI</sub> | SCS1 to SCS3,<br>SCS3_1,<br>SCS40 to SCS43<br>SCS40_1 to SCS43_1                                    |                                                        | t <sub>CSHD</sub> *2-50                        | t <sub>CSHD</sub> *2+0                         | ns   |         |
| SCS deselect time               | t <sub>CSDI</sub> | SCS1 to SCS3,<br>SCS3_1,<br>SCS40 to SCS43<br>SCS40_1 to SCS43_1                                    |                                                        | -50+5t <sub>CPP</sub><br>+t <sub>CSDS</sub> *3 | +50+5t <sub>CPP</sub><br>+t <sub>CSDS</sub> *3 | ns   |         |
| SCS ↑ ⇒ SCK ↑ setup time        | t <sub>CSSE</sub> | SCK1 to SCK4,<br>SCK3_1,SCK4_1,<br>SCS1 to SCS3,<br>SCS3_1,<br>SCS40 to SCS43<br>SCS40_1 to SCS43_1 | Slave mode<br>C <sub>L</sub> =50pF                     | 3t <sub>CPP</sub> +30                          | -                                              | ns   |         |
| SCK ↓ ⇒ SCS ↓ hold time         | t <sub>CSHE</sub> | SCS1 to SCS3,<br>SCS3_1,<br>SCS40 to SCS43<br>SCS40_1 to SCS43_1                                    |                                                        | 0                                              | -                                              | ns   |         |
| SCS deselect time               | t <sub>CSDI</sub> | SCS1 to SCS3,<br>SCS3_1,<br>SCS40 to SCS43<br>SCS40_1 to SCS43_1                                    |                                                        | 3t <sub>CPP</sub> +30                          | -                                              | ns   |         |
| SCS ↑ ⇒ SOT delay time          | t <sub>DSE</sub>  | SCS1 to SCS3,<br>SCS3_1,<br>SCS40 to SCS43<br>SCS40_1 to SCS43_1,<br>SOT0 to SOT4,<br>SOT3_1,SOT4_1 |                                                        | -                                              | 40                                             | ns   |         |
| SCS ↓ ⇒ SOT delay time          | t <sub>DEE</sub>  | SCS1 to SCS3,<br>SCS3_1,<br>SCS40 to SCS43<br>SCS40_1 to SCS43_1,<br>SOT0 to SOT4,<br>SOT3_1,SOT4_1 |                                                        | 0                                              | -                                              | ns   |         |
| SCK ↑ ⇒ SCS ↑ clock switch time | t <sub>SCC</sub>  | SCK1 to SCK4,<br>SCK3_1,SCK4_1,<br>SCS1 to SCS3,<br>SCS3_1,<br>SCS40 to SCS43<br>SCS40_1 to SCS43_1 | Master mode<br>round operation<br>C <sub>L</sub> =50pF | 3t <sub>CPP</sub> +0                           | 3t <sub>CPP</sub> +50                          | ns   |         |

\*1: t<sub>CSSU</sub>=SCSTR:CSSU7-0 × Serial chip select timing operation clock\*2: t<sub>CSHD</sub>=SCSTR:CSHD7-0 × Serial chip select timing operation clock\*3: t<sub>CSDS</sub>=SCSTR:CSDS15-0 × Serial chip select timing operation clock


For details of \*1, \*2 and \*3 above, see Hardware Manual.

- Notes:
- This is the AC characteristic in CLK synchronized mode.
  - C<sub>L</sub> is the load capacitance applied to pins during testing.
  - The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.

(10) Clock output timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter              | Symbol            | Pin name | Conditions | Value                      |                            | Unit | Remarks |
|------------------------|-------------------|----------|------------|----------------------------|----------------------------|------|---------|
|                        |                   |          |            | Min                        | Max                        |      |         |
| Cycle time             | t <sub>CYC</sub>  | SYSCLK   | -          | t <sub>CPT</sub>           | -                          | ns   |         |
| SYSCLK ↑<br>→ SYSCLK ↓ | t <sub>CHCL</sub> | SYSCLK   |            | (1/2 t <sub>CYC</sub> )- 7 | (1/2 t <sub>CYC</sub> )+ 7 | ns   |         |
| SYSCLK ↓<br>→ SYSCLK ↑ | t <sub>CLCH</sub> | SYSCLK   |            | (1/2 t <sub>CYC</sub> )- 7 | (1/2 t <sub>CYC</sub> )+ 7 | ns   |         |





## (12) External bus I/F (Asynchronous mode) timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> = AV<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)  
(External load capacitance 50pF)


| Parameter                   | Symbol              | Pin name                 | Value                     |                           | Unit | Remarks                                                                                                                                                                                                                                                                                                     |
|-----------------------------|---------------------|--------------------------|---------------------------|---------------------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                             |                     |                          | Min                       | Max                       |      |                                                                                                                                                                                                                                                                                                             |
| Cycle time                  | t <sub>CYC</sub>    | SYCLK                    | 25                        | -                         | ns   |                                                                                                                                                                                                                                                                                                             |
| Address setup → RDX ↑ time  | t <sub>ASRH</sub>   | RDX, A00 to A21          | 2 × t <sub>CYC</sub> - 12 | 2 × t <sub>CYC</sub> + 12 | ns   | RWT=1, set RWT to 1 or more.*                                                                                                                                                                                                                                                                               |
| RDX ↑ → Address hold        | t <sub>RHAH</sub>   |                          | t <sub>CYC</sub> - 12     | t <sub>CYC</sub> + 12     | ns   | Set RDCS to 1 or more.                                                                                                                                                                                                                                                                                      |
| Data setup → RDX ↑ time     | t <sub>DSRH</sub>   | RDX, D16 to D31          | 18 + t <sub>CYC</sub>     | -                         | ns   | RWT=1, set RWT to 1 or more.                                                                                                                                                                                                                                                                                |
| RDX ↑ → Data hold           | t <sub>RHDH</sub>   |                          | 0                         | -                         | ns   |                                                                                                                                                                                                                                                                                                             |
| Address setup → WRnX ↑ time | t <sub>ASWH</sub>   | WR0X to WR1X, A00 to A21 | t <sub>CYC</sub> - 12     | t <sub>CYC</sub> + 12     | ns   | WWT=0.*                                                                                                                                                                                                                                                                                                     |
| WRnX ↑ → Address hold       | t <sub>WHAH</sub>   |                          | t <sub>CYC</sub> - 12     | t <sub>CYC</sub> + 12     | ns   | Set WRCS to 1 or more.                                                                                                                                                                                                                                                                                      |
| Data setup → WRnX ↑ time    | t <sub>DSWH</sub>   | WR0X to WR1X, D16 to D31 | t <sub>CYC</sub> - 16     | t <sub>CYC</sub> + 16     | ns   | WWT=0.*                                                                                                                                                                                                                                                                                                     |
| WRnX ↑ → Data hold          | t <sub>WHDH</sub>   |                          | t <sub>CYC</sub> - 16     | t <sub>CYC</sub> + 16     | ns   | Set WRCS to 1 or more.                                                                                                                                                                                                                                                                                      |
| Address setup → ASX ↑ time  | t <sub>MASASH</sub> | ASX, D16 to D31          | t <sub>CYC</sub> - 16     | t <sub>CYC</sub> + 16     | ns   | ASCY=0.                                                                                                                                                                                                                                                                                                     |
| ASX ↑ → Address hold        | t <sub>MASHAH</sub> |                          | t <sub>CYC</sub> - 16     | t <sub>CYC</sub> + 16     | ns   | In multiplex mode, set as follows:<br>• Set CSWR and CSRD to 2 or more.<br>• Set to ADCY>ASCY.<br>To prevent protocol violation, satisfy the following conditions:<br>ADCY + 1 ≤ ACS + CSRD<br>ADCY + 1 ≤ ACS + CSWR<br>ASCY + 1 ≤ ACS + CSRD<br>ASCY + 1 ≤ ACS + CSWR<br>For details, see Hardware Manual. |


\*: If the bus is expanded by automatic wait insertion or RDY input, add time (t<sub>CYC</sub> × the number of expanded cycles) to the rated value.

- MB91F585LA/F586LA/F587LA/F585LB/F586LB/F587LB/  
F585LC/F586LC/F587LC/F585LD/F586LD/F587LD



## ■ PACKAGE DIMENSIONS

|                                                                                                                                     |                                |                       |
|-------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------|
| <p>144-pin plastic LQFP</p>  <p>(FPT-144P-M08)</p> | Lead pitch                     | 0.50 mm               |
|                                                                                                                                     | Package width × package length | 20.0 × 20.0 mm        |
|                                                                                                                                     | Lead shape                     | Gullwing              |
|                                                                                                                                     | Sealing method                 | Plastic mold          |
|                                                                                                                                     | Mounting height                | 1.70 mm MAX           |
|                                                                                                                                     | Weight                         | 1.20 g                |
|                                                                                                                                     | Code (Reference)               | P-LFQFP144-20×20-0.50 |



Please check the latest package dimension at the following URL.  
<http://edevic.fujitsu.com/package/en-search/>