



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	128MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	98
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	3.7V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f585lapmc-gtk5e1

MB91580S Series Product Lineup Comparison

- Memory size

Items	MB91F583SG MB91F583SH MB91F583SJ MB91F583SK	MB91F584SG MB91F584SH MB91F584SJ MB91F584SK	MB91F585SG MB91F585SH MB91F585SJ MB91F585SK
Flash memory capacity (program)	256+64 Kbytes	384+64 Kbytes	512+64 Kbytes
Flash memory capacity (work)		64 Kbytes	
RAM capacity (main)	32 Kbytes	48 Kbytes	48 Kbytes
RAM capacity (backup)		8 Kbytes	

- Function

Items	MB91F583SG MB91F584SG MB91F585SG	MB91F583SH MB91F584SH MB91F585SH	MB91F583SJ MB91F584SJ MB91F585SJ	MB91F583SK MB91F584SK MB91F585SK
System clock	On-chip PLL clock multiplication system (Up to 32 times of multiplication) Minimum instruction execution time: 7.81ns (128MHz, source oscillation 4MHz × 32 times of multiplication)			
CR oscillation	Provided			
Oscillation stop feature during stand-by	Provided	Provided	Not provided	Not provided
External bus interface	Not provided			
DMA transfer	8 channels			
16-bit base timer	2 channels			
Free-run timer	6 channels			
Input capture	4 channels			
Output compare	7 channels			
Waveform generator	2 unit (7channels)			
16-bit reload timer	4 channels			
PPG	6 channels			
External interrupt	7 channels			
A/D converter	3 units (17 channels)			
R/D converter	Not provided			
D/A converter	Provided			
Up/ down counter	2 channels			
Multi-function serial interface	2 channels			
CAN	64msb × 1 channel (ch.0)			
FlexRay	128msb × 1unit (ch.A / ch.B)	Not provided	128msb × 1unit (ch.A / ch.B)	Not provided
Software watchdog	Provided			
Hardware watchdog	Provided			
CRC generation	2 channels			
Low-voltage detection reset (Internal low-voltage detection)	Provided			
Low-voltage detection reset (External low-voltage detection)	Provided			
Device package	LQFP-64			
Debug interface	Built-in OCD (On Chip Debug Unit)			

Note: For details on the MB91580S series, see the "MB91580M/S Series HARDWARE MANUAL".

■ I/O MAP

The following I/O map shows the relationship between memory space and registers for peripheral resources.

- Legend of I/O Map

Address	Address offset value/Register name				Block
	+ 0	+ 1	+ 2	+ 3	
000090 _H		BT1TMR [R/W] H 00000000 00000000		BT1TMCR [R/W] B,H,W 00000000 00000000	Base timer 1
000094 _H	-	BT1STC [R/W] B 00000000	-	-	
000098 _H		BT1PCSR/BT1PRLH [R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF [R/W] H 00000000 00000000	
00009C _H	BTSEL [R/W] B ----0000	-		BTSSSR [W] B, H -----11	
0000A0 _H		ADERH [R/W] B, H, W 00000000 00000000		ADERL [R/W] B, H, W 00000000 00000000	A/D converter
0000A4 _H	ADCS1 [R/W] B,H,W 00000000	ADCS0 [R/W] B,H,W 00000000	ADCR1 [R] B,H,W -----XX	ADCR0 [R] B,H,W XXXXXXX	
0000A8 _H	ADCT1 [R/W] B,H,W 00010000	ADCT0 [R/W] B,H,W 00101100	ADSCH [R/W] B,H,W ---00000	ADECH [R/W] B,H,W ---00000	

Initial register value after reset

Data access attribute
B: Byte
H: Half-word
W: Word

(Note)
The access by the data access attribute
not described is disabled.

The initial register values after reset are indicated as follows:

- "1": Initial value "1"
- "0": Initial value "0"
- "X": Initial value undefined
- "-": Reserved bit/Undefined bit
- "*": Initial value "0" or "1" according to the setting

Note:

It is prohibited to access addresses not described here.

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
000588 _H 00058C _H	-	-	-	-	Reserved	
000590 _H	PMUSTR [R/W] B,H,W 0----1X	PMUCTLR[R/W] B,H,W 0-00----	PWRTMCTL[R/W] B,H,W ----011	-	PMU	
000594 _H	-	PMUINTF1[R/W] B,H,W 00000000	PMUINTF2[R/W] B,H,W -00----	-		
000598 _H	-	-	-	-		
00059C _H	-	-	-	-		
0005A0 _H 0005FC _H	-	-	-	-		
000600 _H 00060C _H	-	-	-	-		
000610 _H 00063C _H	-	-	-	-		
000640 _H 00064C _H	-	-	-	-		
000650 _H 00067C _H	-	-	-	-		
000680 _H 00068C _H	-	-	-	-		
000690 _H 0006BC _H	-	-	-	-	Reserved [S]	
0006C0 _H 0006CC _H	-	-	-	-		
0006D0 _H 0006F0 _H	-	-	-	-		
0006F4 _H	-					
0006F8 _H 0006FC _H	-	-	-	-		
000700 _H	-					
000704 _H 00070C _H	-	-	-	-		
000710 _H	BPCCRA[R/W] B 00000000	BPCCRB[R/W] B 00000000	BPCCRC[R/W] B 00000000	-	Bus performance counter	
000714 _H	BPCTRA[R/W] W 00000000 00000000 00000000 00000000					
000718 _H	BPCTRIB[R/W] W 00000000 00000000 00000000 00000000					
00071C _H	BPCTRC[R/W] W 00000000 00000000 00000000 00000000					

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
00156C _H	SCR3/(IBCR3) [R/W] B,H,W 0--00000	SMR3[R/W] B,H,W 0000000-0	SSR3[R/W] B,H,W 0--00011	ESCR3/(IBSR3) [R/W] B,H,W 00000000	Multi Function Serial I/F 3 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset	
001570 _H	-/(RDR13/(TDR13))[R/W] H,W ----- * ₃		RDR03/(TDR03)[R/W] B,H,W -----0 00000000 * ₁			
001574 _H	SACSR3[R/W] B,H,W 0---000 00000000		STMR3[R] B,H,W 00000000 00000000			
001578 _H	STMCR3[R/W] B,H,W 00000000 00000000		-/(SCSCR3/SFUR3) [R/W] B,H,W ----- * _{3,*4}			
00157C _H	-/(SCSTR33) [R/W] B,H,W ----- * ₃	-/(SCSTR23) [R/W] B,H,W ----- * ₃	-/(SCSTR13/SFLR 13) [R/W] B,H,W ----- * _{3,*4}	-/(SCSTR03/SFLR 03) [R/W] B,H,W ----- * _{3,*4}		
001580 _H	-	-	-	-		
001584 _H	-	-	-	TBYTE03[R/W] B,H,W 00000000		
001588 _H	BGR3[R/W] H,W 00000000 00000000		-/(ISMK3)[R/W] B,H,W ----- * ₂	-/(ISBA3)[R/W] B,H,W ----- * ₂		
00158C _H	FCR13[R/W] B,H,W 00-00100	FCR03[R/W] B,H,W -0000000	FBYTE23[R/W] B,H,W 00000000	FBYTE13[R/W] B,H,W 00000000		
001590 _H	SCR4/(IBCR4) [R/W] B,H,W 0--00000	SMR4[R/W] B,H,W 0000000-0	SSR4[R/W] B,H,W 0--00011	ESCR4/(IBSR4) [R/W] B,H,W 00000000	Multi Function Serial I/F 4 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset	
001594 _H	-/(RDR14/(TDR14))[R/W] H,W ----- * ₃		RDR04/(TDR04)[R/W] B,H,W -----0 00000000 * ₁			
001598 _H	SACSR4[R/W] B,H,W 0---000 00000000		STMR4[R] B,H,W 00000000 00000000			
00159C _H	STMCR4[R/W] B,H,W 00000000 00000000		-/(SCSCR4/SFUR4) [R/W] B,H,W ----- * _{3,*4}			
0015A0 _H	-/(SCSTR34) [R/W] B,H,W ----- * ₃	-/(SCSTR24) [R/W] B,H,W ----- * ₃	-/(SCSTR14/SFLR 14) [R/W] B,H,W ----- * _{3,*4}	-/(SCSTR04/SFLR 04) [R/W] B,H,W ----- * _{3,*4}		
0015A4 _H	-	-/(SCSFR24)[R/W] B,H,W ----- * ₃	-/(SCSFR14)[R/W] B,H,W ----- * ₃	-/(SCSFR04)[R/W] B,H,W ----- * ₃		
0015A8 _H	-/(TBYTE34)[R/W] B,H,W ----- * ₃	-/(TBYTE24)[R/W] B,H,W ----- * ₃	-/(TBYTE14)[R/W] B,H,W ----- * ₃	TBYTE04[R/W] B,H,W 00000000		
0015AC _H	BGR4[R/W] H,W 00000000 00000000		-/(ISMK4)[R/W] B,H,W ----- * ₂	-/(ISBA4)[R/W] B,H,W ----- * ₂		
0015B0 _H	FCR14[R/W] B,H,W 00-00100	FCR04[R/W] B,H,W -0000000	FBYTE24[R/W] B,H,W 00000000	FBYTE14[R/W] B,H,W 00000000		
0015B4 _H 001FFC _H	-	-	-	-	Reserved	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000100 _H	TMRLRA1[R/W] H XXXXXXXX XXXXXXXXX		TMR1[R] H XXXXXXXX XXXXXXXXX		Reload timer 1
000104 _H	TMRLRB1[R/W] H XXXXXXXX XXXXXXXXX		TMCSR1[R/W] B,H,W 00000000 0-000000		
000108 _H	TMRLRA2[R/W] H XXXXXXXX XXXXXXXXX		TMR2[R] H XXXXXXXX XXXXXXXXX		Reload timer 2
00010C _H	TMRLRB2[R/W] H XXXXXXXX XXXXXXXXX		TMCSR2[R/W] B,H,W 00000000 0-000000		
000110 _H	TMRLRA3[R/W] H XXXXXXXX XXXXXXXXX		TMR3[R] H XXXXXXXX XXXXXXXXX		Reload timer 3
000114 _H	TMRLRB3[R/W] H XXXXXXXX XXXXXXXXX		TMCSR3[R/W] B,H,W 00000000 0-000000		
000118 _H 00011C _H	-	-	-	-	Reserved
000120 _H	IRPR0H[R] B,H,W 00-----	IRPR0L[R] B,H,W 00-----	IRPR1H[R] B,H,W 00-----	IRPR1L[R] B,H,W -----	Interrupt request batch read register
000124 _H	IRPR2H[R] B,H,W -----	IRPR2L[R] B,H,W 0000----	IRPR3H[R] B,H,W 00-----	IRPR3L[R] B,H,W 00-----	
000128 _H	IRPR4H[R] B,H,W 00-----	IRPR4L[R] B,H,W 000000--	IRPR5H[R] B,H,W 00-----	IRPR5L[R] B,H,W 00-----	
00012C _H	IRPR6H[R] B,H,W 000000--	IRPR6L[R] B,H,W 000000--	IRPR7H[R] B,H,W 000000--	IRPR7L[R] B,H,W 000000--	
000130 _H	IRPR8H[R] B,H,W 000000--	IRPR8L[R] B,H,W 00-----	IRPR9H[R] B,H,W 00-----	IRPR9L[R] B,H,W 00-----	
000134 _H	IRPR10H[R] B,H,W 00-----	IRPR10L[R] B,H,W 00-----	IRPR11H[R] B,H,W 00-----	IRPR11L[R] B,H,W 0000000-	
000138 _H	IRPR12H[R] B,H,W 0000000-	IRPR12L[R] B,H,W 00000000	IRPR13H[R] B,H,W 00000000	IRPR13L[R] B,H,W 00000000	
00013C _H	IRPR14H[R] B,H,W 00-----	IRPR14L[R] B,H,W 00-----	IRPR15H[R] B,H,W 00000000	IRPR15L[R] B,H,W 00000---	
000140 _H	IRPR16H[R] B,H,W 00-----	IRPR16L[R] B,H,W 00-----	IRPR17H[R] B,H,W 00-----	IRPR17L[R] B,H,W 00-----	
000144 _H	IRPR18H[R] B,H,W 00-----	IRPR18L[R] B,H,W 000000--	-	-	
000148 _H 0001FC _H	-	-	-	-	Reserved
000200 _H	PCN0[R/W] B,H,W 00000000 000000-0		PCSR0[W] H,W XXXXXXXX XXXXXXXXX		PPG0
000204 _H	PDUTO[W] H,W XXXXXXXX XXXXXXXXX		PTMR0[R] H,W 11111111 11111111		
000208 _H	PCN1[R/W] B,H,W 00000000 000000-0		PCSR1[W] H,W XXXXXXXX XXXXXXXXX		
00020C _H	PDUT1[W] H,W XXXXXXXX XXXXXXXXX		PTMR1[R] H,W 11111111 11111111		PPG1
000210 _H	PCN2[R/W] B,H,W 00000000 000000-0		PCSR2[W] H,W XXXXXXXX XXXXXXXXX		
000214 _H	PDUT2[W] H,W XXXXXXXX XXXXXXXXX		PTMR2[R] H,W 11111111 11111111		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000354 _H	-	-	PACR4[R/W] H 000000-0 00000--0		
000358 _H			PABR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000		
00035C _H	-	-	PACR5[R/W] H 000000-0 00000--0		MPU [S] (Only the CPU can access this area)
000360 _H			PABR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000		
000364 _H	-	-	PACR6[R/W] H 000000-0 00000--0		
000368 _H			PABR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000		
00036C _H	-	-	PACR7[R/W] H 000000-0 00000--0		
000370 _H			-		
000374 _H	-	-	-		
000378 _H			-		
00037C _H	-	-	-		
000380 _H			-		Reserved [S]
000384 _H	-	-	-		
000388 _H			-		
00038C _H	-	-	-		
000390 _H			-		
000394 _H	-	-	-		
000398 _H			-		
00039C _H	-	-	-		
0003A0 _H			-		Reserved [S]
0003A4 _H	-	-	-		
0003A8 _H			-		
0003AC _H	-	-	-		
0003B0 _H					
0003FC _H	-	-	-	-	Reserved [S]
000400 _H	ICSEL0[R/W] B,H,W ----000	ICSEL1[R/W] B,H,W ----0	ICSEL2[R/W] B,H,W ----0	ICSEL3[R/W] B,H,W ----0	Generation and clearing of DMA transfer requests
000404 _H	ICSEL4[R/W] B,H,W ----0	ICSEL5[R/W] B,H,W ----0	ICSEL6[R/W] B,H,W ----0	ICSEL7[R/W] B,H,W ----000	
000408 _H	ICSEL8[R/W] B,H,W ----0	ICSEL9[R/W] B,H,W ----0	ICSEL10[R/W] B,H,W ----000	ICSEL11[R/W] B,H,W ----000	
00040C _H	ICSEL12[R/W] B,H,W ----000	ICSEL13[R/W] B,H,W ----000	ICSEL14[R/W] B,H,W ----000	ICSEL15[R/W] B,H,W ----0	
000410 _H	ICSEL16[R/W] B,H,W ----0	ICSEL17[R/W] B,H,W ----0	ICSEL18[R/W] B,H,W ----0	ICSEL19[R/W] B,H,W ----0	

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
000508 _H 00050C _H	-	-	-	-	Reserved	
000510 _H	CSEL[R/W] B,H,W -0----00	CMONR[R] B,H,W -01---00	MTMCR[R/W] B,H,W 00001111	-	Clock control [S]	
000514 _H	PLLCR[R/W] B,H,W 00-00000 11110000		CSTBR[R/W] B,H,W ----0000	PTMCR[R/W] B,H,W 00-----		
000518 _H	-	-	CPUAR[R/W] B,H,W 0---XXXX	-		
00051C _H	-	-	-	-		
000520 _H	CCPSSEL[R/W] B,H,W -----0	-	-	CCPSDIVR[R/W] B,H,W -000-000		
000524 _H	-	CCPLLFB[R/W] B,H,W -0000000	CCSSFBR0[R/W] B,H,W --000000	CCSSFBR1[R/W] B,H,W ---00000		
000528 _H	-	CCSSCCR0[R/W] B,H,W ---0000	CCSSCCR1[R/W] H,W 000-----			
00052C _H	-	CCCGRCR0[R/W] B,H,W 00---00	CCCGRCR1[R/W] B,H,W 00000000	CCCGRCR2[R/W] B,H,W 00000000		
000530 _H	-	-	CCPMUCR0[R/W] B,H,W 0----00	CCPMUCR1[R/W] B,H,W 0--00000		
000534 _H	-	-	-	-		
000538 _H	-	-	-	-		
00053C _H	-	-	-	-		
000540 _H 00054C _H	-	-	-	-	Reserved	
000550 _H	EIRR0[R/W] B,H,W XXXXXXXXXX	ENIR0[R/W] B,H,W 00000000	ELVR0[R/W] B,H,W 00000000 00000000		External interrupt (INT0 to 7)	
000554 _H 000568 _H	-	-	-	-	Reserved	
00056C _H	-	CSVCR[R/W] B -0--1--0	-	-	CSV	
000570 _H	CRTR[R/W] B,H,W 01111111	-	-	-	WDT1 calibration (trimming)	
000574 _H 00057C _H	-	-	-	-	Reserved	
000580 _H	REGSEL[R/W] B,H,W 01--110-	-	-	-	Regulator control	
000584 _H	LVD5R[R/W] B,H,W -----1	LVD5F[R/W] B,H,W 0-010--1	LVD[R/W] B,H,W 01000--0	-	Low-voltage detection	


Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00110C _H	CPCLRB1/CPCLR1[R/W] H,W 11111111 11111111		TCDT1[R/W] H,W 00000000 00000000		
001110 _H		TCCS1[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 1
001114 _H	CPCLRB2/CPCLR2[R/W] H,W 11111111 11111111		TCDT2[R/W] H,W 00000000 00000000		
001118 _H		TCCS2[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 2
00111C _H	CPCLRB3/CPCLR3[R/W] H,W 11111111 11111111		TCDT3[R/W] H,W 00000000 00000000		
001120 _H		TCCS3[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 3
001124 _H	CPCLRB4/CPCLR4[R/W] H,W 11111111 11111111		TCDT4[R/W] H,W 00000000 00000000		
001128 _H		TCCS4[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 4
00112C _H	CPCLRB5/CPCLR5[R/W] H,W 11111111 11111111		TCDT5[R/W] H,W 00000000 00000000		
001130 _H		TCCS5[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 5
001134 _H		FRS0[R/W] B,H,W -----000-000 -000-000 -000-000			
001138 _H		FRS1[R/W] B,H,W -----000-000 -000-000			
00113C _H		FRS2[R/W] B,H,W -----000-000 -000-000 -000-000			
001140 _H		FRS3[R/W] B,H,W -----000-000 -000-000			Free-run timer selection
001144 _H		FRS4[R/W] B,H,W -000-000 -000-000 -000-000 -000-000			
001148 _H		FRS5[R/W] B,H,W -000-000 -000-000 -000-000 -000-000			
00114C _H		FRS6[R/W] B,H,W -000-000 -000-000 -000-000 -000-000			
001150 _H		-			
001154 _H	OCCPB0/OCCP0[R/W] H,W 00000000 00000000		OCCPB1/OCCP1[R/W] H,W 00000000 00000000		Output compare 0/1
001158 _H	OCS01[R/W] B,H,W -110--00 00001100	-	OCMOD01[R/W] B,H,W -----00		
00115C _H	OCCPB2/OCCP2[R/W] H,W 00000000 00000000		OCCPB3/OCCP3[R/W] H,W 00000000 00000000		Output compare 2/3
001160 _H	OCS23[R/W] B,H,W -110--00 00001100	-	OCMOD23[R/W] B,H,W -----00		
001164 _H	OCCPB4/OCCP4[R/W] H,W 00000000 00000000		OCCPB5/OCCP5[R/W] H,W 00000000 00000000		Output compare 4/5
001168 _H	OCS45[R/W] B,H,W -110--00 00001100	-	OCMOD45[R/W] B,H,W -----00		
00116C _H	OCCPB6/OCCP6[R/W] H,W 00000000 00000000		OCCPB7/OCCP7[R/W] H,W 00000000 00000000		Output compare 6/7
001170 _H	OCS67[R/W] B,H,W -110--00 00001100	-	OCMOD67[R/W] B,H,W -----00		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001174 _H	OCCPB8/OCCP8[R/W] H,W 00000000 00000000		OCCPB9/OCCP9[R/W] H,W 00000000 00000000		Output compare 8/9
001178 _H	OCS89[R/W] B,H,W -110--00 00001100		-	OCMOD89[R/W] B,H,W -----00	
00117C _H	OCCPB10/OCCP10[R/W] H,W 00000000 00000000		OCCPB11/OCCP11[R/W] H,W 00000000 00000000		Output compare 10/11
001180 _H	OCS1011[R/W] B,H,W -110--00 00001100		-	OCMOD1011 [R/W] B,H,W -----00	
001184 _H	IPCP0[R] H,W 00000000 00000000		IPCP1[R] H,W 00000000 00000000		Input capture 0/1
001188 _H	ICS01[R/W] B,H,W -----00 00000000		-	LSYNS[R/W] B,H,W ---00000	
00118C _H	IPCP2[R] H,W 00000000 00000000		IPCP3[R] H,W 00000000 00000000		Input capture 2/3
001190 _H	ICS23[R/W] B,H,W -----00 00000000		-	-	
001194 _H	IPCP4[R] H,W 00000000 00000000		IPCP5[R] H,W 00000000 00000000		Input capture 4/5
001198 _H	ICS45[R/W] B,H,W -----00 00000000		-	-	
00119C _H	IPCP6[R] H,W 00000000 00000000		IPCP7[R] H,W 00000000 00000000		Input capture 6/7
0011A0 _H	ICS67[R/W] B,H,W -----00 00000000		-	-	
0011A4 _H	DTSR[R/W] B,H,W -----10	-	-	-	DTI selection
0011A8 _H	TMRR0[R/W] H,W 00000000 00000001		TMRR1[R/W] H,W 00000000 00000001		Waveform generator 0/1/2
0011AC _H	TMRR2[R/W] H,W 00000000 00000001		-	-	
0011B0 _H	DTSCR0[R/W] B,H,W 00000000	DTSCR1[R/W] B,H,W 00000000	DTSCR2[R/W] B,H,W 00000000	-	
0011B4 _H	-	DTIR0[R/W] B,H,W 000000--	-	DTMNS0[R/W] B,H,W 00---000	
0011B8 _H	-	SIGCR10[R/W] B,H,W 00000000	-	SIGCR20[R/W] B,H,W 000000-1	
0011BC _H	PICS0[R/W] B,H,W 000000-- -----				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D190 _H	OSID9[R] W -----00---00 00000000				FlexRay GTU
00D194 _H	OSID10[R] W -----00---00 00000000				
00D198 _H	OSID11[R] W -----00---00 00000000				
00D19C _H	OSID12[R] W -----00---00 00000000				
00D1A0 _H	OSID13[R] W -----00---00 00000000				
00D1A4 _H	OSID14[R] W -----00---00 00000000				
00D1A8 _H	OSID15[R] W -----00---00 00000000				
00D1AC _H	-				Reserved
00D1B0 _H	NMV1[R] W 00000000 00000000 00000000 00000000				FlexRay NEM
00D1B4 _H	NMV2[R] W 00000000 00000000 00000000 00000000				
00D1B8 _H	NMV3[R] W 00000000 00000000 00000000 00000000				
00D1BC _H 00D2FC _H	-				Reserved
00D300 _H	MRC[R/W] W ----001 10000000 00000000 00000000				FlexRay MHD
00D304 _H	FRF[R/W] W -----1 10000000 --00000 00000000				
00D308 _H	FRFM[R/W] W -----00000 000000--				
00D30C _H	FCL[R/W] W -----10000000				
00D310 _H	MHDS[R/W] W -0000000 -0000000 -0000000 00000000				
00D314 _H	LDTs[R] W ----000 00000000 ----000 00000000				
00D318 _H	FSR[R] W -----00000000 -----000				
00D31C _H	MHDF[R/W] W -----0 00000000				
00D320 _H	TXRQ1[R] W 00000000 00000000 00000000 00000000				
00D324 _H	TXRQ2[R] W 00000000 00000000 00000000 00000000				
00D328 _H	TXRQ3[R] W 00000000 00000000 00000000 00000000				
00D32C _H	TXRQ4[R] W 00000000 00000000 00000000 00000000				
00D330 _H	NDAT1[R] W 00000000 00000000 00000000 00000000				
00D334 _H	NDAT2[R] W 00000000 00000000 00000000 00000000				
00D338 _H	NDAT3[R] W 00000000 00000000 00000000 00000000				

- Guaranteed operation range

Internal operation clock frequency vs. Power supply voltage




Note: The CPU will be reset at the power supply voltage of the low-voltage detection setting voltage or less.

Oscillation clock frequency vs. Internal operation clock frequency

	Internal operation clock frequency									
	Main clock	PLL clock								
		Multiplied by 1	Multiplied by 2	Multiplied by 3	Multiplied by 4	...	Multiplied by 20	...	Multiplied by 32	
Oscillation clock frequency	4MHz	2MHz	4MHz	8MHz	12MHz	16MHz	...	80MHz	...	128MHz

- Example of oscillation circuit



Note: If it is impossible to start the oscillation within or equal to 20ms when starting from the oscillation stop state, the clock supervisor performs a detection of oscillation stop and moves to the fail safe operation.

Design your print circuit board so that the oscillator can start oscillation within 20ms.



In addition, when configuring the oscillator circuit, it is recommended to ask matching evaluation of the circuit to oscillator manufacturers for the design.



(2) Reset input



(T_A: Recommended operating conditions, V_{CC} = 5.0V ± 10%, V_{SS} = AV_{SS} = 0.0V)



Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t _{RSTL}	RSTX	-	10	-	μs	During normal operation
				Oscillation time of oscillator * +0.1	-	ms	At Stop mode
				100	-	μs	At Clock mode
Width for reset input removal				1	-	μs	

*: The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred μs and several ms, and for an external clock, the time is 0 ms.









(4-1-8) When the serial chip select is used (SCSCR:CSEN=1)

- Serial clock output signal detect level "L"(SMR,SCSFR:SCINV=1)
- Serial chip select inactive level "L"(SCSCR,SCSFR:CSLVL=0)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↑ ⇒ SCK ↑ setup time	t _{CSSE}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode C _L =50pF	t _{CSU} ^{*1} +0	t _{CSU} ^{*1} +50	ns	
SCK ↓ ⇒ SCS ↓ hold time	t _{CSHE}			t _{CSHD} ^{*2} -50	t _{CSHD} ^{*2} +0	ns	
SCS deselect time	t _{CSDI}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		-50+5t _{CPP} ^{*3} +t _{CSDS}	+50+5t _{CPP} ^{*3} +t _{CSDS}	ns	
SCS ↑ ⇒ SCK ↑ setup time	t _{CSSE}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Slave mode C _L =50pF	3t _{CPP} +30	-	ns	
SCK ↓ ⇒ SCS ↓ hold time	t _{CSHE}			0	-	ns	
SCS deselect time	t _{CSDS}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		3t _{CPP} +30	-	ns	
SCS ↑ ⇒ SOT delay time	t _{DSE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		-	40	ns	
SCS ↓ ⇒ SOT delay time	t _{DEE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1, SOT0 to SOT4, SOT3_1,SOT4_1		0	-	ns	
SCK ↑ ⇒ SCS ↑ clock switch time	t _{SCC}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode round operation C _L =50pF	3t _{CPP} +0	3t _{CPP} +50	ns	

*1: t_{CSU}=SCSTR:CSSU7-0 × Serial chip select timing operation clock

*2: t_{CSHD}=SCSTR:CSHD7-0 × Serial chip select timing operation clock

*3: t_{CSDS}=SCSTR:CSDS15-0 × Serial chip select timing operation clock


For details of *1, *2 and *3 above, see Hardware Manual.

- Notes:
- This is the AC characteristic in CLK synchronized mode.
 - C_L is the load capacitance applied to pins during testing.
 - The maximum baud rate is limited by the internal operation clock used and other parameters.
See Hardware Manual for details.

(10) Clock output timing

(TA: Recommended operating conditions, $V_{CC}=AV_{CC}=5.0V\pm10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	SYSCLK	-	t_{CPPT}	-	ns	
$SYSCLK \uparrow \rightarrow SYSCLK \downarrow$	t_{CHCL}	SYSCLK		$(1/2 t_{CYC}) - 7$	$(1/2 t_{CYC}) + 7$	ns	
$SYSCLK \downarrow \rightarrow SYSCLK \uparrow$	t_{CLCH}	SYSCLK		$(1/2 t_{CYC}) - 7$	$(1/2 t_{CYC}) + 7$	ns	





(12) External bus I/F (Asynchronous mode) timing

(T_A: Recommended operating conditions, V_{CC} = AV_{CC}=5.0V±10%, V_{SS}=AV_{SS}=0.0V
 (External load capacitance 50pF)


Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Cycle time	t _{CYC}	SYCLK	25	-	ns	
Address setup → RDX↑ time	t _{ASRH}	RDX, A00 to A21	2 × t _{CYC} – 12	2 × t _{CYC} + 12	ns	RWT=1, set RWT to 1 or more.*
RDX↑ → Address hold	t _{RHAH}		t _{CYC} – 12	t _{CYC} + 12	ns	Set RDCS to 1 or more.
Data setup → RDX↑ time	t _{DSRH}	RDX, D16 to D31	18 + t _{CYC}	-	ns	RWT=1, set RWT to 1 or more.
RDX↑ → Data hold	t _{RHDH}		0	-	ns	
Address setup → WRnX↑ time	t _{ASWH}	WR0X to WR1X, A00 to A21	t _{CYC} – 12	t _{CYC} + 12	ns	WWT=0.*
WRnX↑ → Address hold	t _{WHAH}		t _{CYC} – 12	t _{CYC} + 12	ns	Set WRCS to 1 or more.
Data setup → WRnX↑ time	t _{DSWH}	WR0X to WR1X, D16 to D31	t _{CYC} – 16	t _{CYC} + 16	ns	WWT=0.*
WRnX↑ → Data hold	t _{WHDH}		t _{CYC} – 16	t _{CYC} + 16	ns	Set WRCS to 1 or more.
Address setup → ASX↑ time	t _{MASASH}	ASX, D16 to D31	t _{CYC} – 16	t _{CYC} + 16	ns	ASCY=0.
ASX↑ → Address hold	t _{MASHAH}		t _{CYC} – 16	t _{CYC} + 16	ns	In multiplex mode, set as follows: <ul style="list-style-type: none"> • Set CSWR and CSRД to 2 or more. • Set to ADCY>ASCY. To prevent protocol violation, satisfy the following conditions: ADCY + 1 ≤ ACS + CSRД ADCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRД ASCY + 1 ≤ ACS + CSWR For details, see Hardware Manual.


*: If the bus is expanded by automatic wait insertion or RDY input, add time (t_{CYC} × the number of expanded cycles) to the rated value.

- MB91F585LA/F586LA/F587LA/F585LB/F586LB/F587LB/
F585LC/F586LC/F587LC/F585LD/F586LD/F587LD



■ PACKAGE DIMENSIONS

 (FPT-144P-M08)	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 5px;">144-pin plastic LQFP</td><td style="padding: 5px;">Lead pitch</td><td style="padding: 5px;">0.50 mm</td></tr> <tr> <td style="padding: 5px;"></td><td style="padding: 5px;">Package width × package length</td><td style="padding: 5px;">20.0 × 20.0 mm</td></tr> <tr> <td style="padding: 5px;"></td><td style="padding: 5px;">Lead shape</td><td style="padding: 5px;">Gullwing</td></tr> <tr> <td style="padding: 5px;"></td><td style="padding: 5px;">Sealing method</td><td style="padding: 5px;">Plastic mold</td></tr> <tr> <td style="padding: 5px;"></td><td style="padding: 5px;">Mounting height</td><td style="padding: 5px;">1.70 mm MAX</td></tr> <tr> <td style="padding: 5px;"></td><td style="padding: 5px;">Weight</td><td style="padding: 5px;">1.20 g</td></tr> <tr> <td style="padding: 5px;"></td><td style="padding: 5px;">Code (Reference)</td><td style="padding: 5px;">P-LFQFP144-20×20-0.50</td></tr> </table>	144-pin plastic LQFP	Lead pitch	0.50 mm		Package width × package length	20.0 × 20.0 mm		Lead shape	Gullwing		Sealing method	Plastic mold		Mounting height	1.70 mm MAX		Weight	1.20 g		Code (Reference)	P-LFQFP144-20×20-0.50
144-pin plastic LQFP	Lead pitch	0.50 mm																				
	Package width × package length	20.0 × 20.0 mm																				
	Lead shape	Gullwing																				
	Sealing method	Plastic mold																				
	Mounting height	1.70 mm MAX																				
	Weight	1.20 g																				
	Code (Reference)	P-LFQFP144-20×20-0.50																				



Please check the latest package dimension at the following URL.
<http://edevice.fujitsu.com/package/en-search/>