



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	128MHz
Connectivity	CANbus, CSIO, EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	111
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	3.7V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f585lbpmc-gtk5e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f585lbpmc-gtk5e1</a>

## Notice On Data Sheet Designations

SpanSion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of SpanSion data sheet designations are presented here to highlight their presence and definitions.

### Advance Information

The Advance Information designation indicates that SpanSion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. SpanSion Inc. therefore places the following conditions upon Advance Information content:

“This document contains information on one or more products under development at SpanSion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. SpanSion Inc. reserves the right to change or discontinue work on this proposed product without notice.”

### Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. SpanSion places the following conditions upon Preliminary content:

“This document states the current technical specifications regarding the SpanSion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications.”

### Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

### Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. SpanSion Inc. applies the following conditions to documents in this category:

“This document states the current technical specifications regarding the SpanSion product(s) described herein. SpanSion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.”

Questions regarding these document designations may be directed to your local sales office.

Pin No.	Pin name	I/O circuit type*	Function
4	P017	D	General-purpose I/O port
	TRG2		PPG ch.8 to ch.11 external trigger
5	P020	D	General-purpose I/O port
	TRG3		PPG ch.12 to ch.15 external trigger
	SIN3_1		Multi-function serial ch.3 serial data input pin (1)
6	P021	K	General-purpose I/O port
	TRG4		PPG16 to PPG19 external trigger
	SOT3_1		Multi-function serial ch.3 serial data output pin (1)/ I <sup>2</sup> C ch.3 serial data I/O pin (1) (SDA)
7	P022	K	General-purpose I/O port
	TRG5		PPG ch.20 to ch.23 external trigger
	SCK3_1		Multi-function serial ch.3 clock I/O pin (1)/ I <sup>2</sup> C ch.3 clock I/O pin (1) (SCL)
8	P023	D	General-purpose I/O port
	TIN0		Reload timer ch.0 event input pin
	SCS3_1		Multi-function serial ch.3 serial chip select I/O pin (1)
9	P024	D	General-purpose I/O port
	TIN1		Reload timer ch.1 event input pin
	SIN4_1		Multi-function serial ch.4 serial data input pin (1)
10	P025	K	General-purpose I/O port
	TIN2		Reload timer ch.2 event input pin
	SOT4_1		Multi-function serial ch.4 serial data output pin (1)/ I <sup>2</sup> C ch.4 serial data I/O pin (1) (SDA)
11	P026	K	General-purpose I/O port
	TIN3		Reload timer ch.3 event input pin
	SCK4_1		Multi-function serial ch.4 clock I/O pin (1)/ I <sup>2</sup> C ch.4 clock I/O pin (1) (SCL)
12	P027	D	General-purpose I/O port
	TOT0		Reload timer ch.0 output pin
	SCS40_1		Multi-function serial ch.4 serial chip select 0 I/O pin (1)
13	P030	D	General-purpose I/O port
	TOT1		Reload timer ch.1 output pin
	SCS41_1		Multi-function serial ch.4 serial chip select 1 output pin (1)
14	P031	D	General-purpose I/O port
	TOT2		Reload timer ch.2 output pin
	SCS42_1		Multi-function serial ch.4 serial chip select 2 output pin (1)
15	P032	D	General-purpose I/O port
	TOT3		Reload timer ch.3 output pin
	SCS43_1		Multi-function serial ch.4 serial chip select 3 output pin (1)
16	P033	D	General-purpose I/O port
17	P034	D	General-purpose I/O port
20	P035	D	General-purpose I/O port
	AIN0		Up/ down counter ch.0 AIN input pin
	RDC_U		RDC phase U output pin
21	P036	D	General-purpose I/O port
	BIN0		Up/ down counter ch.0 BIN input pin
	RDC_V		RDC phase V output pin

• MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD

Pin No.	Pin name	I/O circuit type <sup>*1</sup>	Function
118	X0	A	Main clock oscillation input pin
119	X1		Main clock oscillation output pin
95	NMIX	B	Interrupt input pin without mask
123	RSTX	B	External reset input pin
116	MD0	C	Mode pin 0 (with high-voltage control)
117	MD1	C	Mode pin 1 (with high-voltage control)
131	P000	E	General-purpose I/O port
	D16		External bus data bit16 I/O pin
	INT2		INT2 external interrupt input pin
	SIN1		Multi-function serial ch.1 serial data input pin
132	P001	K	General-purpose I/O port
	D17		External bus data bit17 I/O pin
	SOT1		Multi-function serial ch.1 serial data output pin/ I <sup>2</sup> C ch.1 serial data I/O pin (SDA)
133	P002	K	General-purpose I/O port
	D18		External bus data bit18 I/O pin
	SCK1		Multi-function serial ch.1 clock I/O pin / I <sup>2</sup> C ch.1 clock I/O pin (SCL)
134	P003	O	General-purpose I/O port
	D19		External bus data bit19 I/O pin
	TXENA		FlexRay ch.A operation enable output pin
	INT3		INT3 external interrupt input pin
	SIN2		Multi-function serial ch.2 serial data input pin
135	P004	N	General-purpose I/O port
	D20		External bus data bit20 I/O pin
	TXDA		FlexRay ch.A data output pin
	SOT2		Multi-function serial ch.2 serial data output pin
136	P005	N	General-purpose I/O port
	D21		External bus data bit21 I/O pin
	RXDA		FlexRay ch.A data input pin
	SCK2		Multi-function serial ch.2 clock I/O pin
137	P006	N	General-purpose I/O port
	D22		External bus data bit22 I/O pin
	TXENB		FlexRay ch.B operation enable output pin
	SCS2		Multi-function serial ch.2 serial chip select I/O pin
138	P007	N	General-purpose I/O port
	D23		External bus data bit23 I/O pin
	TXDB		FlexRay ch.B data output pin
139	P010	N	General-purpose I/O port
	D24		External bus data bit24 I/O pin
	RXDB		FlexRay ch.B data input pin
140	P011	D	General-purpose I/O port
	D25		External bus data bit25 I/O pin
	TIOA0		Base timer ch.0 TIOA I/O pin

Type	Circuit	Remarks
L		<p>Open drain I/O</p>
M		<ul style="list-style-type: none"> <li>• With analog input, I<sup>2</sup>C, general-purpose I/O port</li> <li>• CMOS level output I<sub>OH</sub>=-3mA, I<sub>OL</sub>=3mA (at I<sup>2</sup>C output) I<sub>OH</sub>=-2/-5mA, I<sub>OL</sub>=2/5mA (other than above)</li> <li>• With 50 kΩ pull-up resistor control</li> <li>• CMOS hysteresis input (0.7V<sub>cc</sub>/0.3V<sub>cc</sub>)</li> <li>• Automotive input (0.8V<sub>cc</sub>/0.5V<sub>cc</sub>)</li> </ul>
N		<ul style="list-style-type: none"> <li>• With analog output, general-purpose I/O port</li> <li>• CMOS level output I<sub>OH</sub>=-2/-4mA, I<sub>OL</sub>=2/4mA</li> <li>• With 50 kΩ pull-up resistor control</li> <li>• FlexRay input (0.7V<sub>cc</sub>/0.3V<sub>cc</sub>)</li> <li>• Automotive input (0.8V<sub>cc</sub>/0.5V<sub>cc</sub>)</li> </ul>

- Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

- Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.  
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Spansion Inc. packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

- Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

- Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).  
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
003100 <sub>H</sub>	BUSDIGSR0[R/W] H,W 00000000 0-----00		BUSDIGSR1[R/W] H,W 00000000 0-----00		Bus diagnosis	
003104 <sub>H</sub>	BUSDIGSR2[R/W] H,W 00000000 0-----00		BUSTSTR0[R/W] H,W 00--0000 00000000			
003108 <sub>H</sub>	BUSADR0[R] W 00000000 00000000 00000000 00000000					
00310C <sub>H</sub>	BUSADR1[R] W 00000000 00000000 00000000 00000000					
003110 <sub>H</sub>	BUSADR2[R] W 00000000 00000000 00000000 00000000					
003114 <sub>H</sub>	-		BUSDIGSR3[R/W] H,W 00000000 0-----00			
003118 <sub>H</sub>	BUSDIGSR4[R/W] H,W 00000000 0-----00		BUSTSTR1[R/W] H,W 00--0000 00000000			
00311C <sub>H</sub>	-					
003120 <sub>H</sub>	BUSADR3[R] W 00000000 00000000 00000000 00000000					
003124 <sub>H</sub>	BUSADR4[R] W 00000000 00000000 00000000 00000000					
003128 <sub>H</sub>   003FFC <sub>H</sub>	-	-	-	-		Reserved
004000 <sub>H</sub>   005FFC <sub>H</sub>	Backup RAM					Backup RAM area
006000 <sub>H</sub>   00CFFC <sub>H</sub>	-	-	-	-	Reserved	
00D000 <sub>H</sub>	CIF0[R] W 00000100 11111111 01011011 11111111				FlexRay CIF	
00D004 <sub>H</sub>	CIF1[R/W] W 00000000 -----0 -0000000 -----					
00D008 <sub>H</sub>   00D00C <sub>H</sub>	-	-	-	-	Reserved	
00D010 <sub>H</sub>	-				FlexRay GIF	
00D014 <sub>H</sub>	-					
00D018 <sub>H</sub>	-	-	-	-		
00D01C <sub>H</sub>	LCK[R/W] W -----00000000				FlexRay INT	
00D020 <sub>H</sub>	EIR[R/W] W -----000 -----000 ----0000 00000000					
00D024 <sub>H</sub>	SIR[R/W] W -----00 -----00 00000000 00000000					
00D028 <sub>H</sub>	EILS[R/W] W -----000 -----000 ----0000 00000000					
00D02C <sub>H</sub>	SILS[R/W] W -----11 -----11 11111111 11111111					
00D030 <sub>H</sub>	EIES[R/W] W -----000 -----000 ----0000 00000000					
00D034 <sub>H</sub>	EIER[R/W] W -----000 -----000 ----0000 00000000					
00D038 <sub>H</sub>	SIES[R/W] W -----00 -----00 00000000 00000000					

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D600 <sub>H</sub>   00D6FC <sub>H</sub>	RDDS <sub>n</sub> [1-64][R] W 00000000 00000000 00000000 00000000				FlexRay OBF
00D700 <sub>H</sub>	RDHS1[R] W --000000 -0000000 -----000 00000000				
00D704 <sub>H</sub>	RDHS2[R] W -0000000 -0000000 -----000 00000000				
00D708 <sub>H</sub>	RDHS3[R] W --000000 -000000 -----000 00000000				
00D70C <sub>H</sub>	MBS[R] W --000000 -000000 00-00000 00000000				
00D710 <sub>H</sub>	OBCM[R/W] W -----00 -----00				
00D714 <sub>H</sub>	OBCR[R/W] W -----0000000 0-----00 -0000000				
00D718 <sub>H</sub>   00D7FC <sub>H</sub>	-				Reserved
00D800 <sub>H</sub>   00EFC <sub>H</sub>	-				Reserved
00F000 <sub>H</sub>   00FEFC <sub>H</sub>	-				Reserved [S]
00FF00 <sub>H</sub>	DSUCR[R/W] B,H,W -----0		-	-	OCDU [S]
00FF04 <sub>H</sub>   00FF0C <sub>H</sub>	-	-	-	-	Reserved [S]
00FF10 <sub>H</sub>	PCSR[R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FF14 <sub>H</sub>	PSSR[R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00FF18 <sub>H</sub>   00FFF4 <sub>H</sub>	-	-	-	-	Reserved [S]
00FFF8 <sub>H</sub>	EDIR1[R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FFFC <sub>H</sub>	EDIR0[R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

[S]: It is a system register. The illegal instruction exception (data access error) is generated when reading and writing to these registers in the user mode.

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0002E0 <sub>H</sub>	-	GATEC0[R/W] B,H,W -----00	-	GATEC2[R/W] B,H,W -----00	PPG GATE Control
0002E4 <sub>H</sub>	-	GATEC4[R/W] B,H,W -----00	-	GATEC8[R/W] B,H,W -----00	
0002E8 <sub>H</sub>	-	GATEC10[R/W] B,H,W -----00	-	GATEC12[R/W] B,H,W -----00	
0002EC <sub>H</sub>	-	-	-	-	Reserved
0002F0 <sub>H</sub>	RCRH0[W] H,W 00000000	RCRL0[W] B,H,W 00000000	UDCRH0[R] H,W 00000000	UDCRL0[R] B,H,W 00000000	U/D counter 0
0002F4 <sub>H</sub>	CCR0[R/W] B,H 00000000 -0001000		-	CSR0[R] B 00000000	
0002F8 <sub>H</sub>	RCRH1[W] H,W 00000000	RCRL1[W] B,H,W 00000000	UDCRH1[R] H,W 00000000	UDCRL1[R] B,H,W 00000000	U/D counter 1
0002FC <sub>H</sub>	CCR1[R/W] B,H 00000000 -0001000		-	CSR1[R] B 00000000	
000300 <sub>H</sub>	-				Reserved
000304 <sub>H</sub>	-	-	-	-	Reserved
000308 <sub>H</sub>	-				Reserved
00030C <sub>H</sub>	-	-	-	-	
000310 <sub>H</sub>	-	-	MPUCR[R/W] H 000000-0 ----0100		MPU [S] (Only the CPU can access this area)
000314 <sub>H</sub>	-	-	-	-	
000318 <sub>H</sub>	-				
00031C <sub>H</sub>	-	-	-	-	
000320 <sub>H</sub>	DPVAR[R] W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				
000324 <sub>H</sub>	-	-	DPVSR[R/W] H ----- 0000--0		
000328 <sub>H</sub>	DEAR[R] W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				
00032C <sub>H</sub>	-	-	DESR[R/W] H ----- 0000--0		
000330 <sub>H</sub>	PABR0[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
000334 <sub>H</sub>	-	-	PACR0[R/W] H 000000-0 0000--0		
000338 <sub>H</sub>	PABR1[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
00033C <sub>H</sub>	-	-	PACR1[R/W] H 000000-0 0000--0		
000340 <sub>H</sub>	PABR2[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
000344 <sub>H</sub>	-	-	PACR2[R/W] H 000000-0 0000--0		
000348 <sub>H</sub>	PABR3[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
00034C <sub>H</sub>	-	-	PACR3[R/W] H 000000-0 0000--0		
000350 <sub>H</sub>	PABR4[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000354 <sub>H</sub>	-	-	PACR4[R/W] H 000000-0 00000--0		MPU [S] (Only the CPU can access this area)
000358 <sub>H</sub>	PABR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00035C <sub>H</sub>	-	-	PACR5[R/W] H 000000-0 00000--0		
000360 <sub>H</sub>	PABR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000364 <sub>H</sub>	-	-	PACR6[R/W] H 000000-0 00000--0		
000368 <sub>H</sub>	PABR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00036C <sub>H</sub>	-	-	PACR7[R/W] H 000000-0 00000--0		
000370 <sub>H</sub>	-				Reserved [S]
000374 <sub>H</sub>	-	-	-		
000378 <sub>H</sub>	-				
00037C <sub>H</sub>	-	-	-		
000380 <sub>H</sub>	-				
000384 <sub>H</sub>	-	-	-		
000388 <sub>H</sub>	-				
00038C <sub>H</sub>	-	-	-		
000390 <sub>H</sub>	-				Reserved [S]
000394 <sub>H</sub>	-	-	-		
000398 <sub>H</sub>	-				
00039C <sub>H</sub>	-	-	-		
0003A0 <sub>H</sub>	-				
0003A4 <sub>H</sub>	-	-	-		
0003A8 <sub>H</sub>	-				Reserved [S]
0003AC <sub>H</sub>	-	-	-		
0003B0 <sub>H</sub>   0003FC <sub>H</sub>	-	-	-	-	Reserved [S]
000400 <sub>H</sub>	ICSEL0[R/W] B,H,W ----000	ICSEL1[R/W] B,H,W -----0	ICSEL2[R/W] B,H,W -----0	ICSEL3[R/W] B,H,W -----0	Generation and clearing of DMA transfer requests
000404 <sub>H</sub>	ICSEL4[R/W] B,H,W -----0	ICSEL5[R/W] B,H,W -----0	ICSEL6[R/W] B,H,W -----0	ICSEL7[R/W] B,H,W ----000	
000408 <sub>H</sub>	ICSEL8[R/W] B,H,W -----0	ICSEL9[R/W] B,H,W -----0	ICSEL10[R/W] B,H,W ----000	ICSEL11[R/W] B,H,W ----000	
00040C <sub>H</sub>	ICSEL12[R/W] B,H,W ----000	ICSEL13[R/W] B,H,W ----000	ICSEL14[R/W] B,H,W ----000	ICSEL15[R/W] B,H,W -----0	
000410 <sub>H</sub>	ICSEL16[R/W] B,H,W -----0	ICSEL17[R/W] B,H,W -----0	ICSEL18[R/W] B,H,W -----0	ICSEL19[R/W] B,H,W -----0	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000588 <sub>H</sub>   00058C <sub>H</sub>	-	-	-	-	Reserved
000590 <sub>H</sub>	PMUSTR [R/W] B,H,W 0-----1X	PMUCTLR[R/W] B,H,W 0-00----	PWRTMCTL[R/W] B,H,W -----011	-	PMU
000594 <sub>H</sub>	-	PMUINTF1[R/W] B,H,W 00000000	PMUINTF2[R/W] B,H,W -00-----	-	
000598 <sub>H</sub>	-	-	-	-	
00059C <sub>H</sub>	-	-	-	-	
0005A0 <sub>H</sub>   0005FC <sub>H</sub>	-	-	-	-	Reserved
000600 <sub>H</sub>	ASR0[R/W] W 00000000 00000000 ----- 1111-001				External bus interface [S]
000604 <sub>H</sub>	ASR1[R/W] W XXXXXXXX XXXXXXXX ----- XXXX-XX0				
000608 <sub>H</sub>	ASR2[R/W] W XXXXXXXX XXXXXXXX ----- XXXX-XX0				
00060C <sub>H</sub>	ASR3[R/W] W XXXXXXXX XXXXXXXX ----- XXXX-XX0				
000610 <sub>H</sub>   00063C <sub>H</sub>	-	-	-	-	Reserved[S]
000640 <sub>H</sub>	ACR0[R/W] W ----- 00--00--				External bus interface [S]
000644 <sub>H</sub>	ACR1[R/W] W ----- XX--XX--				
000648 <sub>H</sub>	ACR2[R/W] W ----- XX--XX--				
00064C <sub>H</sub>	ACR3[R/W] W ----- XX--XX--				
000650 <sub>H</sub>   00067C <sub>H</sub>	-	-	-	-	Reserved[S]
000680 <sub>H</sub>	AWR0[R/W] W ----1111 00000000 11110000 00000-0-				External bus interface [S]
000684 <sub>H</sub>	AWR1[R/W] W ----XXXX XXXXXXXX XXXXXXXX XXXXXX-X-				
000688 <sub>H</sub>	AWR2[R/W] W ----XXXX XXXXXXXX XXXXXXXX XXXXXX-X-				
00068C <sub>H</sub>	AWR3[R/W] W ----XXXX XXXXXXXX XXXXXXXX XXXXXX-X-				
000690 <sub>H</sub>   0006BC <sub>H</sub>	-	-	-	-	Reserved[S]
0006C0 <sub>H</sub>	DMAR0[R/W] W -----0000				External bus interface [S]
0006C4 <sub>H</sub>	DMAR1[R/W] W -----0000				
0006C8 <sub>H</sub>	DMAR2[R/W] W -----0000				
0006CC <sub>H</sub>	DMAR3[R/W] W -----0000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0021B4 <sub>H</sub>	MSGVAL41[R] B,H,W 00000000 00000000		MSGVAL31[R] B,H,W 00000000 00000000		CAN 1 64msb
0021B8 <sub>H</sub>	-		-		
0021BC <sub>H</sub>	-		-		
0021C0 <sub>H</sub>	-		-		
0021FC <sub>H</sub>	-		-		
002200 <sub>H</sub>	CTRLR2[R/W] B,H,W ----- 000-0001		STATR2[R/W] B,H,W ----- 00000000		CAN 2 64msb
002204 <sub>H</sub>	ERRCNT2 [R] B,H,W 00000000 00000000		BTR2[R/W] B,H,W -0100011 00000001		
002208 <sub>H</sub>	INTR2[R] B,H,W 00000000 00000000		TESTR2[R/W] B,H,W ----- X00000--		
00220C <sub>H</sub>	BRPER2[R/W] B,H,W ----- ----0000		-		
002210 <sub>H</sub>	IF1CREQ2[R/W] B,H,W 0----- 00000001		IF1CMSK2[R/W] B,H,W ----- 00000000		
002214 <sub>H</sub>	IF1MSK22[R/W] B,H,W 11-11111 11111111		IF1MSK12[R/W] B,H,W 11111111 11111111		
002218 <sub>H</sub>	IF1ARB22[R/W] B,H,W 00000000 00000000		IF1ARB12[R/W] B,H,W 00000000 00000000		
00221C <sub>H</sub>	IF1MCTR2[R/W] B,H,W 00000000 0---0000		-		
002220 <sub>H</sub>	IF1DTA12[R/W] B,H,W 00000000 00000000		IF1DTA22[R/W] B,H,W 00000000 00000000		
002224 <sub>H</sub>	IF1DTB12[R/W] B,H,W 00000000 00000000		IF1DTB22[R/W] B,H,W 00000000 00000000		
002228 <sub>H</sub> , 00222C <sub>H</sub>	-		-		
002230 <sub>H</sub> , 002234 <sub>H</sub>	Reserved (IF1 data mirror)				
002238 <sub>H</sub> , 00223C <sub>H</sub>	-		-		
002240 <sub>H</sub>	IF2CREQ2[R/W] B,H,W 0----- 00000001		IF2CMSK2[R/W] B,H,W ----- 00000000		
002244 <sub>H</sub>	IF2MSK22[R/W] B,H,W 11-11111 11111111		IF2MSK12[R/W] B,H,W 11111111 11111111		
002248 <sub>H</sub>	IF2ARB22[R/W] B,H,W 00000000 00000000		IF2ARB12[R/W] B,H,W 00000000 00000000		
00224C <sub>H</sub>	IF2MCTR2[R/W] B,H,W 00000000 0---0000		-		
002250 <sub>H</sub>	IF2DTA12[R/W] B,H,W 00000000 00000000		IF2DTA22[R/W] B,H,W 00000000 00000000		
002254 <sub>H</sub>	IF2DTB12[R/W] B,H,W 00000000 00000000		IF2DTB22[R/W] B,H,W 00000000 00000000		
002258 <sub>H</sub> , 00225C <sub>H</sub>	-		-		
002260 <sub>H</sub> , 002264 <sub>H</sub>	Reserved (IF2 data mirror)				
002268 <sub>H</sub>   00227C <sub>H</sub>	-		-		
002280 <sub>H</sub>	TREQR22[R] B,H,W 00000000 00000000		TREQR12[R] B,H,W 00000000 00000000		




Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D120 <sub>H</sub>	SFS[R] W -----0000 00000000 00000000				FlexRay GTU
00D124 <sub>H</sub>	SWNIT[R] W -----0000 00000000				
00D128 <sub>H</sub>	ACS[R/W] W -----00000 ---00000				
00D12C <sub>H</sub>	-				
00D130 <sub>H</sub>	ESID1[R] W -----00----00 00000000				
00D134 <sub>H</sub>	ESID2[R] W -----00----00 00000000				
00D138 <sub>H</sub>	ESID3[R] W -----00----00 00000000				
00D13C <sub>H</sub>	ESID4[R] W -----00----00 00000000				
00D140 <sub>H</sub>	ESID5[R] W -----00----00 00000000				
00D144 <sub>H</sub>	ESID6[R] W -----00----00 00000000				
00D148 <sub>H</sub>	ESID7[R] W -----00----00 00000000				
00D14C <sub>H</sub>	ESID8[R] W -----00----00 00000000				
00D150 <sub>H</sub>	ESID9[R] W -----00----00 00000000				
00D154 <sub>H</sub>	ESID10[R] W -----00----00 00000000				
00D158 <sub>H</sub>	ESID11[R] W -----00----00 00000000				
00D15C <sub>H</sub>	ESID12[R] W -----00----00 00000000				
00D160 <sub>H</sub>	ESID13[R] W -----00----00 00000000				
00D164 <sub>H</sub>	ESID14[R] W -----00----00 00000000				
00D168 <sub>H</sub>	ESID15[R] W -----00----00 00000000				
00D16C <sub>H</sub>	-				
00D170 <sub>H</sub>	OSID1[R] W -----00----00 00000000				
00D174 <sub>H</sub>	OSID2[R] W -----00----00 00000000				
00D178 <sub>H</sub>	OSID3[R] W -----00----00 00000000				
00D17C <sub>H</sub>	OSID4[R] W -----00----00 00000000				
00D180 <sub>H</sub>	OSID5[R] W -----00----00 00000000				
00D184 <sub>H</sub>	OSID6[R] W -----00----00 00000000				
00D188 <sub>H</sub>	OSID7[R] W -----00----00 00000000				
00D18C <sub>H</sub>	OSID8[R] W -----00----00 00000000				

(4-1-4) SPI compatible (SCR:SPI=1) and serial clock output signal detect level "L"(SMR:SCINV=1)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK4, SCK3_1,SCK4_1	Master mode C <sub>L</sub> =50pF	4t <sub>CPP</sub>	-	ns	
SCK ↓ ⇒ SOT delay time	t <sub>SLOVI</sub>	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-30	+30	ns	
Valid SIN ⇒ SCK ↑ setup time	t <sub>IVSHI</sub>	SCK0 to SCK4, SCK3_1, SCK4_1,		30	-	ns	
SCK ↑ ⇒ Valid SIN hold time	t <sub>SHIXI</sub>	SIN0 to SIN4, SIN3_1, SIN4_1		0	-	ns	
SOT ⇒ SCK ↑ delay time	t <sub>SOVHI</sub>	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		2t <sub>CPP</sub> -30	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0 to SCK4, SCK3_1,SCK4_1,	Slave mode C <sub>L</sub> =50pF	t <sub>CPP</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SOT0 to SOT4, SOT3_1,SOT4_1		2t <sub>CPP</sub> -10	-	ns	
SCK ↓ ⇒ SOT delay time	t <sub>SLOVE</sub>	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-	30	ns	
Valid SIN ⇒ SCK ↑ setup time	t <sub>IVSHE</sub>	SCK0 to SCK4, SCK3_1, SCK4_1,		10	-	ns	
SCK ↑ ⇒ Valid SIN hold time	t <sub>SHIXE</sub>	SIN0 to SIN4, SIN3_1, SIN4_1		20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0 to SCK4, SCK3_1, SCK4_1		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0 to SCK4, SCK3_1,SCK4_1		-	5	ns	

- Notes:
- This is the AC characteristic in CLK synchronized mode.
  - C<sub>L</sub> is the load capacitance applied to pins during testing.
  - The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.



(4-4) I<sup>2</sup>C timing (SMR:MD2-0="100"b)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Standard mode		High-speed mode <sup>*3</sup>		Unit	Remarks
				Min	Max	Min	Max		
SCL clock frequency	f <sub>SCL</sub>	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL)	C <sub>L</sub> =50pF R=(V <sub>P</sub> /I <sub>OL</sub> ) <sup>*1</sup>	0	100	0	400	kHz	
"Repeat START condition" hold time SDA ↓ → SCL ↓	t <sub>HDSTA</sub>	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL) SOT0,SOT1, SOT3,SOT4, SOT3_1,SOT4_1 (SDA)		4.0	-	0.6	-	μs	
"L" width for SCL clock	t <sub>LOW</sub>	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL)		4.7	-	1.3	-	μs	
"H" width for SCL clock	t <sub>HIGH</sub>	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL)		4.0	-	0.6	-	μs	
"Repeat START condition" setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL) SOT0,SOT1, SOT3,SOT4, SOT3_1,SOT4_1 (SDA)		4.7	-	0.6	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL) SOT0,SOT1, SOT3,SOT4, SOT3_1,SOT4_1 (SDA)		0	3.45 <sup>*2</sup>	0	0.90 <sup>*3</sup>	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL) SOT0,SOT1, SOT3,SOT4, SOT3_1,SOT4_1 (SDA)		250	-	100	-	ns	
"STOP condition" setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL) SOT0,SOT1, SOT3,SOT4, SOT3_1,SOT4_1 (SDA)		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t <sub>BUF</sub>	-		4.7	-	1.3	-	μs	
Noise filter	t <sub>SP</sub>	-		2t <sub>CPP</sub> <sup>*4</sup>	-	2t <sub>CPP</sub> <sup>*4</sup>	-	ns	

\*1: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively.

V<sub>P</sub> shows that the power supply voltage of the pull-up resistor and I<sub>OL</sub> shows the V<sub>OL</sub> guarantee current.

\*2: The maximum t<sub>HDDAT</sub> only has to be met if the device does not extend the "L" width (t<sub>LOW</sub>) of the SCL signal.


\*3: A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns".

\*4: t<sub>CPP</sub> is the peripheral clock cycle time. Adjust the clock of the peripheral bus to 8MHz or more when use I<sup>2</sup>C.


(7) NMI input timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t <sub>NMIL</sub>	NMIX	-	4t <sub>CPP</sub>	-	ns	



External bus I/F (synchronous mode, read operation, and multiplex mode) timing




External bus I/F (synchronous mode, read operation, and split mode) timing




**EXAMPLE CHARACTERISTICS**

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.

- MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC



- MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD




**■ ORDERING INFORMATION**

Part number	Package*
MB91F585LAPMC-GTE1 MB91F586LAPMC-GTE1 MB91F587LAPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)
MB91F585LBPMC-GTE1 MB91F586LBPMC-GTE1 MB91F587LBPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)
MB91F585LCPMC-GTE1 MB91F586LCPMC-GTE1 MB91F587LCPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)
MB91F585LDPMC-GTE1 MB91F586LDPMC-GTE1 MB91F587LDPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)

\*: For details of the package, see "■ PACKAGE DIMENSIONS".

■ PACKAGE DIMENSIONS

<p>144-pin plastic LQFP</p> <p>(FPT-144P-M08)</p>	Lead pitch	0.50 mm
	Package width × package length	20.0 × 20.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	1.20 g
	Code (Reference)	P-LFQFP144-20×20-0.50



Please check the latest package dimension at the following URL.  
<http://edevic.fujitsu.com/package/en-search/>