



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	128MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	111
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	3.7V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f585ldpmc-gtk5e1

- Interrupt (PC/PS saving)
 - 6 cycles (16 priority levels)
- The Harvard architecture allows simultaneous execution of program and data access.
- Instruction compatibility with the FR family
- Built-in memory protection function (MPU)
 - Eight protection areas can be specified commonly for instructions and data.
 - Control access privilege in both privilege mode and user mode
- Built-in FPU (floating-point operation)
 - IEEE754 compliant
 - Floating-point register: 32 bits × 16 sets
- Peripheral Functions
 - Clock generation (SSCG function is available)
 - Main oscillation (4 to 20 MHz)
 - PLL multiplication rate: 1 to 32 times
 - CR oscillation
 - Oscillation frequency: 100kHz, with frequency accuracy ± 50% (pre-trimming)
 - Trimming is enabled
 - To be used as a count clock of hardware watchdog
 - MB91F585LC/F586LC/F587LC/F585LD/F586LD/F587LD: Oscillation stop feature during stand-by is not available
 - MB91F585LA/F586LA/F587LA/F585LB/F586LB/F587LB: Oscillation stop feature during stand-by is available
 - Built-in program flash memory capacity
 - MB91F585L: 512+64 Kbytes
 - MB91F586L: 768+64 Kbytes
 - MB91F587L: 1024+64 Kbytes
 - Built-in data flash (WorkFlash) 64 Kbytes
 - Built-in RAM capacity
 - Main RAM
 - MB91F585L: 48 Kbytes
 - MB91F586L: 64 Kbytes
 - MB91F587L: 96 Kbytes
 - Backup RAM 8 Kbytes
 - General-purpose ports:
 - MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC 98 ports
 - MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD 111 ports
 - Including eight I²C pseudo open drain corresponding ports
 - External bus interface (MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD)
 - Maximum operating frequency: 40MHz
 - 22-bit address, 16-bit data
 - DMA controller
 - Up to 8 channels can be started simultaneously.
 - 2 transfer factors (Internal peripheral request and software)
 - External interrupt input: 8 channels
 - Level ("H" / "L") or edge detection (rising or falling) enabled
 - Multi-function serial communication (built-in transmission/reception FIFO memory): 5 channels
 - < UART (Asynchronous serial interface) >
 - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
 - Parity or no parity is selectable.
 - Built-in dedicated baud rate generator
 - An external clock can be used as the transfer clock
 - Parity, frame, and overrun error detection functions provided
 - DMA transfer supported

MB91580M Series Product Lineup Comparison

- Memory size



Items	MB91F583MG MB91F583MH MB91F583MJ MB91F583MK	MB91F584MG MB91F584MH MB91F584MJ MB91F584MK	MB91F585MG MB91F585MH MB91F585MJ MB91F585MK
Flash memory capacity (program)	256+64 Kbytes	384+64 Kbytes	512+64 Kbytes
Flash memory capacity (work)		64 Kbytes	
RAM capacity (main)	32 Kbytes	48 Kbytes	48 Kbytes
RAM capacity (backup)		8 Kbytes	

- Function

Items	MB91F583MG MB91F584MG MB91F585MG	MB91F583MH MB91F584MH MB91F585MH	MB91F583MJ MB91F584MJ MB91F585MJ	MB91F583MK MB91F584MK MB91F585MK
System clock	On-chip PLL clock multiplication system (Up to 32 times of multiplication) Minimum instruction execution time: 7.81ns (128MHz, source oscillation 4MHz × 32 times of multiplication)			
CR oscillation	Provided			
Oscillation stop feature during stand-by	Provided	Provided	Not provided	Not provided
External bus interface		Not provided		
DMA transfer		8 channels		
16-bit base timer		2 channels		
Free-run timer		6 channels		
Input capture		4 channels		
Output compare		7 channels		
Waveform generator		2 unit (7channels)		
16-bit reload timer		4 channels		
PPG		6 channels		
External interrupt		8 channels		
A/D converter		3 units (23 channels)		
R/D converter		Not provided		
D/A converter		Provided		
Up/ down counter		2 channels		
Multi-function serial interface		4 channels		
CAN	64msb × 2 channels (ch.0/ch.1)			
FlexRay	128msb × 1 unit (ch.A / ch.B)	Not provided	128msb × 1 unit (ch.A / ch.B)	Not provided
Software watchdog	Provided			
Hardware watchdog	Provided			
CRC generation	2 channels			
Low-voltage detection reset (Internal low-voltage detection)	Provided			
Low-voltage detection reset (External low-voltage detection)	Provided			
Device package	LQFP-100			
Debug interface	Built-in OCD (On Chip Debug Unit)			

Note: For details on the MB91580M series, see the "MB91580M/S Series HARDWARE MANUAL".

Pin No.	Pin name	I/O circuit type ^{*1}	Function
96	P110	D	General-purpose I/O port
	TX1		CAN transmission data 1 output pin
97	P111	E	General-purpose I/O port
	RX1		CAN reception data 1 input pin
	INT1		INT1 external interrupt input pin
98	P112	D	General-purpose I/O port
	RTO0		Waveform generator ch.0 output pin
	PPG16		PPG ch.16 output pin
99	P113	D	General-purpose I/O port
	RTO1		Waveform generator ch.1 output pin
	PPG17		PPG ch.17 output pin
100	P114	D	General-purpose I/O port
	RTO2		Waveform generator ch.2 output pin
	PPG18		PPG ch.18 output pin
101	P115	D	General-purpose I/O port
	RTO3		Waveform generator ch.3 output pin
	PPG19		PPG ch.19 output pin
102	P116	D	General-purpose I/O port
	RTO4		Waveform generator ch.4 output pin
	PPG20		PPG ch.20 output pin
103	P117	D	General-purpose I/O port
	RTO5		Waveform generator ch.5 output pin
	PPG21		PPG ch.21 output pin
104	P120	D	General-purpose I/O port
	RTO6		Waveform generator ch.6 output pin
	PPG22		PPG ch.22 output pin
105	P121	D	General-purpose I/O port
	RTO7		Waveform generator ch.7 output pin
	PPG23		PPG ch.23 output pin
106	P122	D	General-purpose I/O port
	RTO8		Waveform generator ch.8 output pin
107	P123	D	General-purpose I/O port
	RTO9		Waveform generator ch.9 output pin
111	P124	D	General-purpose I/O port
	RTO10		Waveform generator ch.10 output pin
112	P125	D	General-purpose I/O port
	RTO11		Waveform generator ch.11 output pin
113	P126	E	General-purpose I/O port
	SIN0		Multi-function serial ch.0 serial data input pin
	INT6		INT6 external interrupt input pin
114	P127	K	General-purpose I/O port
	SOT0		Multi-function serial ch.0 serial data output pin/ I ² C ch.0 serial data I/O pin (SDA)
115	P130	K	General-purpose I/O port
	SCK0		Multi-function serial ch.0 clock I/O pin/ I ² C ch.0 clock I/O pin (SCL)

Type	Circuit	Remarks
E	 <p>Pull-up control Digital output CMOS hysteresis input Automotive input Standby control</p>	<ul style="list-style-type: none"> General-purpose I/O port CMOS level output $I_{OH}=-2/-5\text{mA}$, $I_{OL}=2/5\text{mA}$ With 50 kΩ pull-up resistor control CMOS hysteresis input (0.7Vcc/0.3Vcc) During standby, the input value retains the previous value. Automotive input (0.8Vcc/0.5Vcc) During standby, the input value retains the previous value.
F	 <p>Pull-up control Digital output CMOS hysteresis input Automotive input Standby control Analog input</p>	<ul style="list-style-type: none"> With analog input, general-purpose I/O port CMOS level output $I_{OH}=-2/-5\text{mA}$, $I_{OL}=2/5\text{mA}$ With 50 kΩ pull-up resistor control CMOS hysteresis input (0.7Vcc/0.3Vcc) Automotive input (0.8Vcc/0.5Vcc)

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
0002E0 _H	-	GATEC0[R/W] B,H,W -----00	-	GATEC2[R/W] B,H,W -----00	PPG GATE Control	
0002E4 _H	-	GATEC4[R/W] B,H,W -----00	-	GATEC8[R/W] B,H,W -----00		
0002E8 _H	-	GATEC10[R/W] B,H,W -----00	-	GATEC12[R/W] B,H,W -----00		
0002EC _H	-	-	-	-	Reserved	
0002F0 _H	RCRH0[W] H,W 00000000	RCRL0[W] B,H,W 00000000	UDCRH0[R] H,W 00000000	UDCRL0[R] B,H,W 00000000	U/D counter 0	
0002F4 _H	CCR0[R/W] B,H 00000000 -0001000		-	CSR0[R] B 00000000		
0002F8 _H	RCRH1[W] H,W 00000000	RCRL1[W] B,H,W 00000000	UDCRH1[R] H,W 00000000	UDCRL1[R] B,H,W 00000000	U/D counter 1	
0002FC _H	CCR1[R/W] B,H 00000000 -0001000		-	CSR1[R] B 00000000		
000300 _H	-				Reserved	
000304 _H	-	-	-	-	Reserved	
000308 _H	-				Reserved	
00030C _H	-	-	-	-		
000310 _H	-	-	MPUCR[R/W] H 000000-0 ---0100		MPU [S] (Only the CPU can access this area)	
000314 _H	-	-	-	-		
000318 _H	-					
00031C _H	-	-	-			
000320 _H	DPVAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000324 _H	-	-	DPVSR[R/W] H ----- 00000--0			
000328 _H	DEAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00032C _H	-	-	DESR[R/W] H ----- 00000--0			
000330 _H	PABR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000334 _H	-	-	PACR0[R/W] H 000000-0 00000--0			
000338 _H	PABR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00033C _H	-	-	PACR1[R/W] H 000000-0 00000--0			
000340 _H	PABR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000344 _H	-	-	PACR2[R/W] H 000000-0 00000--0			
000348 _H	PABR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00034C _H	-	-	PACR3[R/W] H 000000-0 00000--0			
000350 _H	PABR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000480 _H	RSTRR[R] B,H,W XXXX--XX	RSTCR[R/W] B,H,W 111---0	STBCR[R/W] B,H,W* 000---11	-	Reset control [S] Power consumption control [S] * Writing to STBCR by DMA is disabled.
000484 _H	-	-	-	-	Reserved [S]
000488 _H	DIVR0[R/W] B,H,W 000----	-	DIVR2[R/W] B,H,W 0011----	-	Clock control [S]
00048C _H	-	-	-	-	Reserved [S]
000490 _H	IORR0[R/W] B,H,W -0000000	IORR1[R/W] B,H,W -0000000	IORR2[R/W] B,H,W -0000000	IORR3[R/W] B,H,W -0000000	DMA transfer request from a peripheral [S]
000494 _H	IORR4[R/W] B,H,W -0000000	IORR5[R/W] B,H,W -0000000	IORR6[R/W] B,H,W -0000000	IORR7[R/W] B,H,W -0000000	
000498 _H	-	-	-	-	
00049C _H	-	-	-	-	
0004A0 _H	-	-	-	-	Reserved
0004A4 _H	CANPRE[R/W] B,H,W ---0000	-	-	-	CAN prescaler
0004A8 _H 0004AC _H	-	-	-	-	Reserved
0004B0 _H	-	-	-	-	Reserved
0004B4 _H 0004C0 _H	-	-	-	-	Reserved
0004C4 _H	CUCR1[R/W] B,H,W -----0--00	CUTD1[R/W] B,H,W 11000011 01010000	WDT1 calibration		
0004C8 _H	CUTR1[R] B,H,W -----00000000 00000000 00000000				
0004CC _H 0004DC _H	-	-	-	-	Reserved
0004E0 _H	-	-	CSCFG[R/W] B,H,W ---0---	CMCFG[R/W] B,H,W 00000000	Clock monitor
0004E4 _H	-	-	-	-	
0004E8 _H	PLL2DIVM[R/W] B,H,W ---0000	PLL2DIVN[R/W] B,H,W -0000000	PLL2DIVG[R/W] B,H,W ----0000	PLL2MULG[R/W] B,H,W 00000000	FlexRay/RDC clock control
0004EC _H	PLL2CTRL[R/W] B,H,W ---0000	PLL2DIVK[R/W] B,H,W -----0	CLKR2[R/W] B,H,W 000--000	-	
0004F0 _H 0004FC _H	-	-	-	-	
000500 _H	-	-			Reserved
000504 _H	-	-			Reserved

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
000720 _H 0007F8 _H	-	-	-	-	Reserved	
0007FC _H	BMODR[R] B,H,W XXXXXXXXXX	-	-	-	Operation mode	
000800 _H 00083C _H	-	-	-	-	Reserved [S]	
000840 _H	FCTRL[R/W] H -0--1000 0--0---	-	-	FSTR[R/W] B ----001	Flash memory register [S]	
000844 _H	-	-	-	-	Reserved [S]	
000848 _H 000854 _H	-	-	-	-	Reserved [S]	
000858 _H	-	-	WREN[R/W] H 00000000 00000000		Wild register [S]	
00085C _H 00087C _H	-	-	-	-	Reserved [S]	
000880 _H	WRAR00[R/W] W -----XXXXXX XXXXXXXXX XXXXXX--				Wild register [S]	
000884 _H	WRDR00[R/W] W XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX					
000888 _H	WRAR01[R/W] W ----- --XXXXXX XXXXXXXXX XXXXXX--					
00088C _H	WRDR01[R/W] W XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX					
000890 _H	WRAR02[R/W] W ----- --XXXXXX XXXXXXXXX XXXXXX--					
000894 _H	WRDR02[R/W] W XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX					
000898 _H	WRAR03[R/W] W ----- --XXXXXX XXXXXXXXX XXXXXX--					
00089C _H	WRDR03[R/W] W XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX					
0008A0 _H	WRAR04[R/W] W ----- --XXXXXX XXXXXXXXX XXXXXX--					
0008A4 _H	WRDR04[R/W] W XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX					
0008A8 _H	WRAR05[R/W] W ----- --XXXXXX XXXXXXXXX XXXXXX--					
0008AC _H	WRDR05[R/W] W XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX					
0008B0 _H	WRAR06[R/W] W ----- --XXXXXX XXXXXXXXX XXXXXX--					
0008B4 _H	WRDR06[R/W] W XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX					
0008B8 _H	WRAR07[R/W] W ----- --XXXXXX XXXXXXXXX XXXXXX--					
0008BC _H	WRDR07[R/W] W XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX					
0008C0 _H	WRAR08[R/W] W ----- --XXXXXX XXXXXXXXX XXXXXX--					
0008C4 _H	WRDR08[R/W] W XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX					

Address	Address offset value/Register name				Block				
	+0	+1	+2	+3					
000C2C _H	DDAR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C30 _H	DCCR3[R/W] W 0---000 --00--00 00000000 0-000000								
000C34 _H	DCSR3[R/W] H 0-----000		DTCR3[R/W] H 00000000 00000000						
000C38 _H	DSAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C3C _H	DDAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C40 _H	DCCR4[R/W] W 0---000 --00--00 00000000 0-000000								
000C44 _H	DCSR4[R/W] H 0-----000		DTCR4[R/W] H 00000000 00000000						
000C48 _H	DSAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C4C _H	DDAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C50 _H	DCCR5[R/W] W 0---000 --00--00 00000000 0-000000								
000C54 _H	DCSR5[R/W] H 0-----000		DTCR5[R/W] H 00000000 00000000						
000C58 _H	DSAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMA controller [S]				
000C5C _H	DDAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C60 _H	DCCR6[R/W] W 0---000 --00--00 00000000 0-000000								
000C64 _H	DCSR6[R/W] H 0-----000		DTCR6[R/W] H 00000000 00000000						
000C68 _H	DSAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C6C _H	DDAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C70 _H	DCCR7[R/W] W 0---000 --00--00 00000000 0-000000								
000C74 _H	DCSR7[R/W] H 0-----000		DTCR7[R/W] H 00000000 00000000						
000C78 _H	DSAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C7C _H	DDAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C80 _H 000DF0 _H	-	-	-	-					
000DF4 _H	-	-	DNMIR[R/W] B 0-----0	DILVR[R/W] B ---11111					
000DF8 _H	DMACR[R/W] W 0-----0-----								
000DFC _H	-	-	-	-	Reserved [S]				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D174 _H	OSID2[R] W -----00---00 00000000				FlexRay GTU
00D178 _H	OSID3[R] W -----00---00 00000000				
00D17C _H	OSID4[R] W -----00---00 00000000				
00D180 _H	OSID5[R] W -----00---00 00000000				
00D184 _H	OSID6[R] W -----00---00 00000000				
00D188 _H	OSID7[R] W -----00---00 00000000				
00D18C _H	OSID8[R] W -----00---00 00000000				
00D190 _H	OSID9[R] W -----00---00 00000000				
00D194 _H	OSID10[R] W -----00---00 00000000				
00D198 _H	OSID11[R] W -----00---00 00000000				
00D19C _H	OSID12[R] W -----00---00 00000000				
00D1A0 _H	OSID13[R] W -----00---00 00000000				
00D1A4 _H	OSID14[R] W -----00---00 00000000				
00D1A8 _H	OSID15[R] W -----00---00 00000000				
00D1AC _H	-				Reserved
00D1B0 _H	NMV1[R] W 00000000 00000000 00000000 00000000				FlexRay NEM
00D1B4 _H	NMV2[R] W 00000000 00000000 00000000 00000000				
00D1B8 _H	NMV3[R] W 00000000 00000000 00000000 00000000				
00D1BC _H 00D2FC _H	-				Reserved
00D300 _H	MRC[R/W] W ----001 10000000 00000000 00000000				FlexRay MHD
00D304 _H	FRF[R/W] W -----1 10000000 ----00000 00000000				
00D308 _H	FRFM[R/W] W -----00000 000000--				
00D30C _H	FCL[R/W] W -----10000000				
00D310 _H	MHDS[R/W] W -0000000 -0000000 -0000000 00000000				
00D314 _H	LDTs[R] W ----000 00000000 ----000 00000000				
00D318 _H	FSR[R] W -----00000000 -----000				
00D31C _H	MHDF[R/W] W -----0 00000000				

• MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
000000 _H	PDR00[R/W] B,H,W XXXXXXXXXX	PDR01[R/W] B,H,W XXXXXXXXXX	PDR02[R/W] B,H,W XXXXXXXXXX	PDR03[R/W] B,H,W XXXXXXXXXX	Port data register	
000004 _H	PDR04[R/W] B,H,W XXXXXXXXXX	PDR05[R/W] B,H,W XXXXXXXXXX	PDR06[R/W] B,H,W XXXXXXXXXX	PDR07[R/W] B,H,W XXXXXXXXXX		
000008 _H	PDR08[R/W] B,H,W XXXXXXXXXX	PDR09[R/W] B,H,W XXXXXXXXXX	PDR10[R/W] B,H,W XXXXXXXXXX	PDR11[R/W] B,H,W XXXXXXXXXX		
00000C _H	PDR12[R/W] B,H,W XXXXXXXXXX	PDR13[R/W] B,H,W XX-XXXXXX	-	-		
000010 _H 000038 _H	-	-	-	-	Reserved	
00003C _H	WDTCR0[R/W] B,H,W -0--0000	WDTCPR0[W] B,H,W 00000000	WDTCR1[R] B,H,W ---0010	WDTCPR1[W] B,H,W 00000000	Watchdog timer [S]	
000040 _H	-	-	-	-	Reserved	
000044 _H	DICR[R/W] B -----0	-	-	-	Delay interrupt	
000048 _H 00005C _H	-		-		Reserved	
000060 _H	TMRLRA0[R/W] H XXXXXXXX XXXXXXXX		TMR0[R] H XXXXXXXX XXXXXXXX		Reload timer 0	
000064 _H	TMRLRB0[R/W] H XXXXXXXX XXXXXXXX		TMCSR0[R/W] B,H,W 00000000 0-000000			
000068 _H 00007C _H	-	-	-	-	Reserved	
000080 _H	BT0TMR[R] H 00000000 00000000		BT0TMCR[R/W] H -0000000 00000000		Base timer 0	
000084 _H	BT0TMCR2 [R/W] B -----0	BT0STC [R/W] B -0-0-0-0	-	-		
000088 _H	BT0PCSR/BT0PRLL [R/W] H 00000000 00000000		BT0PDUT/BT0PRLH/BT0DTBF [R/W] H 00000000 00000000			
00008C _H	-	-	-	-		
000090 _H	BT1TMR[R] H 00000000 00000000		BT1TMCR[R/W] H -0000000 00000000		Base timer 1	
000094 _H	BT1TMCR2 [R/W] B -----0	BT1STC [R/W] B -0-0-0-0	-	-		
000098 _H	BT1PCSR/BT1PRLL [R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF [R/W] H 00000000 00000000			
00009C _H	BTSEL01[R/W] B ----0000	-	BTSSSR[W] B,H -----11		Base timer 0, 1	
0000A0 _H 0000FC _H	-	-	-	-	Reserved	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000218 _H	PCN3[R/W] B,H,W 00000000 000000-0		PCSR3[W] H,W XXXXXXXX XXXXXXXXX		PPG3
00021C _H	PDUT3[W] H,W XXXXXXXX XXXXXXXXX		PTMR3[R] H,W 11111111 11111111		
000220 _H	PCN4[R/W] B,H,W 00000000 000000-0		PCSR4[W] H,W XXXXXXXX XXXXXXXXX		PPG4
000224 _H	PDUT4[W] H,W XXXXXXXX XXXXXXXXX		PTMR4[R] H,W 11111111 11111111		
000228 _H	PCN5[R/W] B,H,W 00000000 000000-0		PCSR5[W] H,W XXXXXXXX XXXXXXXXX		PPG5
00022C _H	PDUT5[W] H,W XXXXXXXX XXXXXXXXX		PTMR5[R] H,W 11111111 11111111		
000230 _H	PCN6[R/W] B,H,W 00000000 000000-0		PCSR6[W] H,W XXXXXXXX XXXXXXXXX		PPG6
000234 _H	PDUT6[W] H,W XXXXXXXX XXXXXXXXX		PTMR6[R] H,W 11111111 11111111		
000238 _H	PCN7[R/W] B,H,W 00000000 000000-0		PCSR7[W] H,W XXXXXXXX XXXXXXXXX		PPG7
00023C _H	PDUT7[W] H,W XXXXXXXX XXXXXXXXX		PTMR7[R] H,W 11111111 11111111		
000240 _H	PCN8[R/W] B,H,W 00000000 000000-0		PCSR8[W] H,W XXXXXXXX XXXXXXXXX		PPG8
000244 _H	PDUT8[W] H,W XXXXXXXX XXXXXXXXX		PTMR8[R] H,W 11111111 11111111		
000248 _H	PCN9[R/W] B,H,W 00000000 000000-0		PCSR9[W] H,W XXXXXXXX XXXXXXXXX		PPG9
00024C _H	PDUT9[W] H,W XXXXXXXX XXXXXXXXX		PTMR9[R] H,W 11111111 11111111		
000250 _H	PCN10[R/W] B,H,W 00000000 000000-0		PCSR10[W] H,W XXXXXXXX XXXXXXXXX		PPG10
000254 _H	PDUT10[W] H,W XXXXXXXX XXXXXXXXX		PTMR10[R] H,W 11111111 11111111		
000258 _H	PCN11[R/W] B,H,W 00000000 000000-0		PCSR11[W] H,W XXXXXXXX XXXXXXXXX		PPG11
00025C _H	PDUT11[W] H,W XXXXXXXX XXXXXXXXX		PTMR11[R] H,W 11111111 11111111		
000260 _H	PCN12[R/W] B,H,W 00000000 000000-0		PCSR12[W] H,W XXXXXXXX XXXXXXXXX		PPG12
000264 _H	PDUT12[W] H,W XXXXXXXX XXXXXXXXX		PTMR12[R] H,W 11111111 11111111		
000268 _H	PCN13[R/W] B,H,W 00000000 000000-0		PCSR13[W] H,W XXXXXXXX XXXXXXXXX		PPG13
00026C _H	PDUT13[W] H,W XXXXXXXX XXXXXXXXX		PTMR13[R] H,W 11111111 11111111		
000270 _H	PCN14[R/W] B,H,W 00000000 000000-0		PCSR14[W] H,W XXXXXXXX XXXXXXXXX		PPG14
000274 _H	PDUT14[W] H,W XXXXXXXX XXXXXXXXX		PTMR14[R] H,W 11111111 11111111		
000278 _H	PCN15[R/W] B,H,W 00000000 000000-0		PCSR15[W] H,W XXXXXXXX XXXXXXXXX		PPG15
00027C _H	PDUT15[W] H,W XXXXXXXX XXXXXXXXX		PTMR15[R] H,W 11111111 11111111		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000414 _H	ICSEL20[R/W] B,H,W -----0	ICSEL21[R/W] B,H,W -----000	ICSEL22[R/W] B,H,W -----000	ICSEL23[R/W] B,H,W -----000	Generation and clearing of DMA transfer requests
000418 _H	ICSEL24[R/W] B,H,W -----000	ICSEL25[R/W] B,H,W -----000	ICSEL26[R/W] B,H,W -----0	ICSEL27[R/W] B,H,W -----0	
00041C _H	-	-	-	-	
000420 _H	-	-	-	-	
000424 _H 00043C _H	-	-	-	-	
000440 _H	ICR00[R/W] B,H,W ---11111	ICR01[R/W] B,H,W ---11111	ICR02[R/W] B,H,W ---11111	ICR03[R/W] B,H,W ---11111	
000444 _H	ICR04[R/W] B,H,W ---11111	ICR05[R/W] B,H,W ---11111	ICR06[R/W] B,H,W ---11111	ICR07[R/W] B,H,W ---11111	
000448 _H	ICR08[R/W] B,H,W ---11111	ICR09[R/W] B,H,W ---11111	ICR10[R/W] B,H,W ---11111	ICR11[R/W] B,H,W ---11111	
00044C _H	ICR12[R/W] B,H,W ---11111	ICR13[R/W] B,H,W ---11111	ICR14[R/W] B,H,W ---11111	ICR15[R/W] B,H,W ---11111	
000450 _H	ICR16[R/W] B,H,W ---11111	ICR17[R/W] B,H,W ---11111	ICR18[R/W] B,H,W ---11111	ICR19[R/W] B,H,W ---11111	
000454 _H	ICR20[R/W] B,H,W ---11111	ICR21[R/W] B,H,W ---11111	ICR22[R/W] B,H,W ---11111	ICR23[R/W] B,H,W ---11111	Interrupt controller [S]
000458 _H	ICR24[R/W] B,H,W ---11111	ICR25[R/W] B,H,W ---11111	ICR26[R/W] B,H,W ---11111	ICR27[R/W] B,H,W ---11111	
00045C _H	ICR28[R/W] B,H,W ---11111	ICR29[R/W] B,H,W ---11111	ICR30[R/W] B,H,W ---11111	ICR31[R/W] B,H,W ---11111	
000460 _H	ICR32[R/W] B,H,W ---11111	ICR33[R/W] B,H,W ---11111	ICR34[R/W] B,H,W ---11111	ICR35[R/W] B,H,W ---11111	
000464 _H	ICR36[R/W] B,H,W ---11111	ICR37[R/W] B,H,W ---11111	ICR38[R/W] B,H,W ---11111	ICR39[R/W] B,H,W ---11111	
000468 _H	ICR40[R/W] B,H,W ---11111	ICR41[R/W] B,H,W ---11111	ICR42[R/W] B,H,W ---11111	ICR43[R/W] B,H,W ---11111	
00046C _H	ICR44[R/W] B,H,W ---11111	ICR45[R/W] B,H,W ---11111	ICR46[R/W] B,H,W ---11111	ICR47[R/W] B,H,W ---11111	
000470 _H 00047C _H	-	-	-	-	Reserved [S]

Address	Address offset value/Register name				Block				
	+0	+1	+2	+3					
000C6C _H	DDAR6[R/W] W XXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX				DMA controller [S]				
000C70 _H	DCCR7[R/W] W 0----000 --00--00 00000000 0-000000								
000C74 _H	DCSR7[R/W] H 0-----000		DTCR7[R/W] H 00000000 00000000						
000C78 _H	DSAR7[R/W] W XXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX								
000C7C _H	DDAR7[R/W] W XXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX								
000C80 _H 000DF0 _H	-	-	-	-					
000DF4 _H	-	-	DNMIR[R/W] B 0-----0	DILVR[R/W] B ---11111					
000DF8 _H	DMACR[R/W] W 0-----0-----								
000DFC _H	-	-	-	-	Reserved [S]				
000E00 _H	DDR00[R/W] B,H 00000000	DDR01[R/W] B,H 00000000	DDR02[R/W] B,H 00000000	DDR03[R/W] B,H 00000000	Data direction register				
000E04 _H	DDR04[R/W] B,H 00000000	DDR05[R/W] B,H 00000000	DDR06[R/W] B,H 00000000	DDR07[R/W] B,H 00000000					
000E08 _H	DDR08[R/W] B,H 00000000	DDR09[R/W] B,H 00000000	DDR10[R/W] B,H 00000000	DDR11[R/W] B,H 00000000					
000E0C _H	DDR12[R/W] B,H 00000000	DDR13[R/W] B,H 00-00000	-	-					
000E10 _H 000E1C _H	-	-	-	-	Reserved				
000E20 _H	PFR00[R/W] B,H 00000000	PFR01[R/W] B,H 00000000	PFR02[R/W] B,H 00000000	PFR03[R/W] B,H 00000000	Port function register				
000E24 _H	PFR04[R/W] B,H 00000000	PFR05[R/W] B,H 00000000	PFR06[R/W] B,H 00000000	PFR07[R/W] B,H 00000000					
000E28 _H	PFR08[R/W] B,H 00000000	PFR09[R/W] B,H 00000000	PFR10[R/W] B,H 00000000	PFR11[R/W] B,H 00000000					
000E2C _H	PFR12[R/W] B,H 00000000	PFR13[R/W] B,H 00-00000	-	-					
000E30 _H 000E3C _H	-	-	-	-	Reserved				
000E40 _H	PDDR00[R] B,H,W XXXXXXXX	PDDR01[R] B,H,W XXXXXXXX	PDDR02[R] B,H,W XXXXXXXX	PDDR03[R] B,H,W XXXXXXXX	Input data direct read register				
000E44 _H	PDDR04[R] B,H,W XXXXXXXX	PDDR05[R] B,H,W XXXXXXXX	PDDR06[R] B,H,W XXXXXXXX	PDDR07[R] B,H,W XXXXXXXX					
000E48 _H	PDDR08[R] B,H,W XXXXXXXX	PDDR09[R] B,H,W XXXXXXXX	PDDR10[R] B,H,W XXXXXXXX	PDDR11[R] B,H,W XXXXXXXX					
000E4C _H	PDDR12[R] B,H,W XXXXXXXX	PDDR13[R] B,H,W XX-XXXXX	-	-					
000E50 _H 000E5C _H	-	-	-	-	Reserved				

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
0021B4 _H	MSGVAL41[R] B,H,W 00000000 00000000		MSGVAL31[R] B,H,W 00000000 00000000		CAN 1 64msb	
0021B8 _H	-		-			
0021BC _H	-		-			
0021C0 _H 0021FC _H	-		-			
002200 _H	CTRLR2[R/W] B,H,W ----- 000-0001		STATR2[R/W] B,H,W ----- 00000000			
002204 _H	ERRCNT2 [R] B,H,W 00000000 00000000		BTR2[R/W] B,H,W -0100011 00000001			
002208 _H	INTR2[R] B,H,W 00000000 00000000		TESTR2[R/W] B,H,W ----- X00000--			
00220C _H	BRPER2[R/W] B,H,W ----- --0000		-			
002210 _H	IF1CREQ2[R/W] B,H,W 0----- 00000001		IF1CMSK2[R/W] B,H,W ----- 00000000			
002214 _H	IF1MSK22[R/W] B,H,W 11-11111 11111111		IF1MSK12[R/W] B,H,W 11111111 11111111			
002218 _H	IF1ARB22[R/W] B,H,W 00000000 00000000		IF1ARB12[R/W] B,H,W 00000000 00000000		CAN 2 64msb	
00221C _H	IF1MCTR2[R/W] B,H,W 00000000 0---0000		-			
002220 _H	IF1DTA12[R/W] B,H,W 00000000 00000000		IF1DTA22[R/W] B,H,W 00000000 00000000			
002224 _H	IF1DTB12[R/W] B,H,W 00000000 00000000		IF1DTB22[R/W] B,H,W 00000000 00000000			
002228 _H , 00222C _H	-		-			
002230 _H , 002234 _H	Reserved (IF1 data mirror)					
002238 _H , 00223C _H	-		-			
002240 _H	IF2CREQ2[R/W] B,H,W 0----- 00000001		IF2CMSK2[R/W] B,H,W ----- 00000000			
002244 _H	IF2MSK22[R/W] B,H,W 11-11111 11111111		IF2MSK12[R/W] B,H,W 11111111 11111111			
002248 _H	IF2ARB22[R/W] B,H,W 00000000 00000000		IF2ARB12[R/W] B,H,W 00000000 00000000			
00224C _H	IF2MCTR2[R/W] B,H,W 00000000 0---0000		-			
002250 _H	IF2DTA12[R/W] B,H,W 00000000 00000000		IF2DTA22[R/W] B,H,W 00000000 00000000			
002254 _H	IF2DTB12[R/W] B,H,W 00000000 00000000		IF2DTB22[R/W] B,H,W 00000000 00000000			
002258 _H , 00225C _H	-		-			
002260 _H , 002264 _H	Reserved (IF2 data mirror)					
002268 _H 00227C _H	-		-			
002280 _H	TREQR22[R] B,H,W 00000000 00000000		TREQR12[R] B,H,W 00000000 00000000			

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D190 _H	OSID9[R] W -----00---00 00000000				FlexRay GTU
00D194 _H	OSID10[R] W -----00---00 00000000				
00D198 _H	OSID11[R] W -----00---00 00000000				
00D19C _H	OSID12[R] W -----00---00 00000000				
00D1A0 _H	OSID13[R] W -----00---00 00000000				
00D1A4 _H	OSID14[R] W -----00---00 00000000				
00D1A8 _H	OSID15[R] W -----00---00 00000000				
00D1AC _H	-				Reserved
00D1B0 _H	NMV1[R] W 00000000 00000000 00000000 00000000				FlexRay NEM
00D1B4 _H	NMV2[R] W 00000000 00000000 00000000 00000000				
00D1B8 _H	NMV3[R] W 00000000 00000000 00000000 00000000				
00D1BC _H 00D2FC _H	-				Reserved
00D300 _H	MRC[R/W] W ----001 10000000 00000000 00000000				FlexRay MHD
00D304 _H	FRF[R/W] W -----1 10000000 --00000 00000000				
00D308 _H	FRFM[R/W] W -----00000 000000--				
00D30C _H	FCL[R/W] W -----10000000				
00D310 _H	MHDS[R/W] W -0000000 -0000000 -0000000 00000000				
00D314 _H	LDTs[R] W ----000 00000000 ----000 00000000				
00D318 _H	FSR[R] W -----00000000 -----000				
00D31C _H	MHDF[R/W] W -----0 00000000				
00D320 _H	TXRQ1[R] W 00000000 00000000 00000000 00000000				
00D324 _H	TXRQ2[R] W 00000000 00000000 00000000 00000000				
00D328 _H	TXRQ3[R] W 00000000 00000000 00000000 00000000				
00D32C _H	TXRQ4[R] W 00000000 00000000 00000000 00000000				
00D330 _H	NDAT1[R] W 00000000 00000000 00000000 00000000				
00D334 _H	NDAT2[R] W 00000000 00000000 00000000 00000000				
00D338 _H	NDAT3[R] W 00000000 00000000 00000000 00000000				

(T_A: Recommended operating conditions, V_{CC}=5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level output voltage	V _{OH1}	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047*, P050 to P057*, P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	V _{CC} =4.5V I _{OH} =-2.0mA	V _{CC} -0.5	-	V _{CC}	V	
	V _{OH2}	P003 to P007, P010	V _{CC} =4.5V I _{OH} =-4.0mA	V _{CC} -0.5	-	V _{CC}	V	When FlexRay is selected
	V _{OH3}	P000 to P002, P011 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047*, P050 to P057*, P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	V _{CC} =4.5V I _{OH} =-5.0mA	V _{CC} -0.5	-	V _{CC}	V	


*: Only available with MB91F585LB/F586LB/F587LB, MB91F585LD/F586LD/F587LD

(2) Reset input


(T_A: Recommended operating conditions, V_{CC} = 5.0V ± 10%, V_{SS} = AV_{SS} = 0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t _{RSTL}	RSTX	-	10	-	μs	During normal operation
				Oscillation time of oscillator * +0.1	-	ms	At Stop mode
				100	-	μs	At Clock mode
Width for reset input removal				1	-	μs	

*: The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred μs and several ms, and for an external clock, the time is 0 ms.



- In Stop mode





(4-1-2) Normal synchronous transfer (SCR:SPI=0) and serial clock output signal detect level "L"(SMR:SCINV=1)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t _{SCYC}	SCK0 to SCK4, SCK3_1,SCK4_1	Master mode C _L =50pF	4t _{CPP}	-	ns	
SCK ↑⇒ SOT delay time	t _{SHOVI}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-30	+30	ns	
Valid SIN ⇒ SCK ↓ setup time	t _{IVSLI}	SCK0 to SCK4, SCK3_1, SCK4_1,		30	-	ns	
SCK ↓⇒ Valid SIN hold time	t _{SLIXI}	SIN0 to SIN4, SIN3_1, SIN4_1		0	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCK0 to SCK4, SCK3_1, SCK4_1	Slave mode C _L =50pF	t _{CPP} +10	-	ns	
Serial clock "L" pulse width	t _{SLSH}	SCK0 to SCK4, SCK3_1, SCK4_1		2t _{CPP} -10	-	ns	
SCK ↑⇒ SOT delay time	t _{SHOVE}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-	30	ns	
Valid SIN ⇒ SCK ↓ setup time	t _{IVSLE}	SCK0 to SCK4, SCK3_1, SCK4_1,		10	-	ns	
SCK ↓⇒ Valid SIN hold time	t _{SLIXE}	SIN0 to SIN4, SIN3_1, SIN4_1		20	-	ns	
SCK fall time	t _F	SCK0 to SCK4, SCK3_1, SCK4_1		-	5	ns	
SCK rise time	t _R	SCK0 to SCK4, SCK3_1, SCK4_1		-	5	ns	

- Notes:
- This is the AC characteristic in CLK synchronized mode.
 - C_L is the load capacitance applied to pins during testing.
 - The maximum baud rate is limited by the internal operation clock used and other parameters.
See Hardware Manual for details.



(8) Low-voltage detection (External low-voltage detection)

(T_A: Recommended operating conditions, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V _{DP5}	VCC5	-	-	-	5.5	V	
Detection voltage	V _{DL}	VCC5	*1	3.7	3.9	4.1	V	When power supply voltage falls and detection level is set initially
Hysteresis width	V _{HYS}	VCC5	-	-	-	125	mV	When power supply voltage rises
Low-voltage detection time	T _d	-	-	-	-	30	μs	
Power supply voltage fluctuation rate	-	VCC5	-	-2	-	2	V/ms	*2

*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time (T_d), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

*2: In order to perform the low-voltage detection at the detection voltage (V_{DL}), be sure to suppress fluctuation of the power supply within the limits of the power supply voltage fluctuation rate.

(9) Low-voltage detection (Internal low-voltage detection)

(T_A: Recommended operating conditions, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V _{RDP5}	-	-	-	-	1.3	V	
Detection voltage	V _{RDL}	-	*	0.8	0.9	1.0	V	When power supply voltage falls
Hysteresis width	V _{RHYS}	-	-	-	-	50	mV	When power supply voltage rises
Low-voltage detection time	-	-	-	-	-	30	μs	

*: If the fluctuation of the power supply is faster than the low-voltage detection time (T_d), there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.