



Welcome to [E-XFL.COM](#)



What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	128MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	111
Program Memory Size	832KB (832K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	72K x 8
Voltage - Supply (Vcc/Vdd)	3.7V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f586lbpmc-gtk5e1

Type	Circuit	Remarks
O	 <p>Pull-up control</p> <p>Digital output</p> <p>N-ch</p> <p>R</p> <p>FlexRay input</p> <p>Automotive input</p> <p>Standby control</p> <p>Analog output</p>	<ul style="list-style-type: none"> With analog output, general-purpose I/O port CMOS level output $I_{OH}=-2/-4\text{mA}$, $I_{OL}=2/4\text{mA}$ With 50 kΩ pull-up resistor control FlexRay input (0.7Vcc/0.3Vcc) During standby, the input value retains the previous value. Automotive input (0.8Vcc/0.5Vcc) During standby, the input value retains the previous value.
P	 <p>Pull-up control</p> <p>Digital output</p> <p>N-ch</p> <p>R</p> <p>CMOS hysteresis input</p> <p>Automotive input</p> <p>Standby control</p> <p>D/A converter output</p>	<ul style="list-style-type: none"> With D/A converter output, general-purpose I/O port CMOS level output $I_{OH}=-2/-5\text{mA}$, $I_{OL}=2/5\text{mA}$ With 50 kΩ pull-up resistor control CMOS hysteresis input (0.7Vcc/0.3Vcc) Automotive input (0.8Vcc/0.5Vcc)

*: MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC only

■ HANDLING DEVICES

The latch-up prevention and pin processing are explained below.

- **For latch-up prevention**

If a voltage higher than VCC or a voltage lower than VSS is applied to an I/O pin, or if a voltage exceeding the ratings is applied between VCC and VSS pins, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.

Also, the analog power supplies (AVCC0*, AVCC3, AVRH0*, AVRH1, AVRH2, AVRH3) and analog input must not exceed the digital power supply (VCC5) when the power supply to the analog system is turned on or off.

In the correct power-on sequence, turn on the digital power supply voltage (VCC5) and analog power supply voltages (AVCC0*, AVCC3, AVRH0*, AVRH1, AVRH2, AVRH3) simultaneously. Alternatively, turn on the digital power supply voltage (VCC5) first, and then turn on the analog power supplies (AVCC0*, AVCC3, AVRH0*, AVRH1, AVRH2, AVRH3).

*: MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC only

- **Treatment of unused pins**


If unused input pins are left open, they may cause a permanent damage to the device due to device malfunction or latch-up. Connect a $2k\Omega$ or higher resistor to each of unused input pins for pull-up or pull-down processing.

Also, if I/O pins are not used, they must be set to the output state for releasing or they must be set to the input state and treated in the same way as for the input pins.

- **Power supply pins**

The device is designed to ensure that if the device contains multiple VCC or VSS pins, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power supply or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown below, all VSS power supply pins must be treated in the similar way. If multiple VCC or VSS systems are connected, the device cannot operate correctly even within the guaranteed operating range.

Power Supply Input Pins




The power supply pins should be connected to VCC and VSS of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between VCC and VSS pins.

■ BLOCK DIAGRAM

- MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000278 _H	PCN15[R/W] B,H,W 00000000 000000-0		PCSR15[W] H,W XXXXXXXX XXXXXXXXX		PPG15
00027C _H	PDUT15[W] H,W XXXXXXXX XXXXXXXXX		PTMR15[R] H,W 11111111 11111111		
000280 _H	PCN16[R/W] B,H,W 00000000 000000-0		PCSR16[W] H,W XXXXXXXX XXXXXXXXX		PPG16
000284 _H	PDUT16[W] H,W XXXXXXXX XXXXXXXXX		PTMR16[R] H,W 11111111 11111111		
000288 _H	PCN17[R/W] B,H,W 00000000 000000-0		PCSR17[W] H,W XXXXXXXX XXXXXXXXX		PPG17
00028C _H	PDUT17[W] H,W XXXXXXXX XXXXXXXXX		PTMR17[R] H,W 11111111 11111111		
000290 _H	PCN18[R/W] B,H,W 00000000 000000-0		PCSR18[W] H,W XXXXXXXX XXXXXXXXX		PPG18
000294 _H	PDUT18[W] H,W XXXXXXXX XXXXXXXXX		PTMR18[R] H,W 11111111 11111111		
000298 _H	PCN19[R/W] B,H,W 00000000 000000-0		PCSR19[W] H,W XXXXXXXX XXXXXXXXX		PPG19
00029C _H	PDUT19[W] H,W XXXXXXXX XXXXXXXXX		PTMR19[R] H,W 11111111 11111111		
0002A0 _H	PCN20[R/W] B,H,W 00000000 000000-0		PCSR20[W] H,W XXXXXXXX XXXXXXXXX		PPG20
0002A4 _H	PDUT20[W] H,W XXXXXXXX XXXXXXXXX		PTMR20[R] H,W 11111111 11111111		
0002A8 _H	PCN21[R/W] B,H,W 00000000 000000-0		PCSR21[W] H,W XXXXXXXX XXXXXXXXX		PPG21
0002AC _H	PDUT21[W] H,W XXXXXXXX XXXXXXXXX		PTMR21[R] H,W 11111111 11111111		
0002B0 _H	PCN22[R/W] B,H,W 00000000 000000-0		PCSR22[W] H,W XXXXXXXX XXXXXXXXX		PPG22
0002B4 _H	PDUT22[W] H,W XXXXXXXX XXXXXXXXX		PTMR22[R] H,W 11111111 11111111		
0002B8 _H	PCN23[R/W] B,H,W 00000000 000000-0		PCSR23[W] H,W XXXXXXXX XXXXXXXXX		PPG23
0002BC _H	PDUT23[W] H,W XXXXXXXX XXXXXXXXX		PTMR23[R] H,W 11111111 11111111		
0002C0 _H	GTRS0[R/W] B,H,W -0000000 -0000000		GTRS1[R/W] B,H,W -0000000 -0000000		PPG Control
0002C4 _H	GTRS2[R/W] B,H,W -0000000 -0000000		GTRS3[R/W] B,H,W -0000000 -0000000		
0002C8 _H	GTRS4[R/W] B,H,W -0000000 -0000000		GTRS5[R/W] B,H,W -0000000 -0000000		
0002CC _H	GTRS6[R/W] B,H,W -0000000 -0000000		GTRS7[R/W] B,H,W -0000000 -0000000		
0002D0 _H	GTRS8[R/W] B,H,W -0000000 -0000000		GTRS9[R/W] B,H,W -0000000 -0000000		
0002D4 _H	GTRS10[R/W] B,H,W -0000000 -0000000		GTRS11[R/W] B,H,W -0000000 -0000000		
0002D8 _H	GTREN0[R/W] H,W 00000000 00000000		GTREN1[R/W] H,W ----- 00000000		
0002DC _H	-		-		Reserved

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
000588 _H 00058C _H	-	-	-	-	Reserved	
000590 _H	PMUSTR [R/W] B,H,W 0----1X	PMUCTLR[R/W] B,H,W 0-00----	PWRTMCTL[R/W] B,H,W ----011	-	PMU	
000594 _H	-	PMUINTF1[R/W] B,H,W 00000000	PMUINTF2[R/W] B,H,W -00----	-		
000598 _H	-	-	-	-		
00059C _H	-	-	-	-		
0005A0 _H 0005FC _H	-	-	-	-		
000600 _H 00060C _H	-	-	-	-		
000610 _H 00063C _H	-	-	-	-		
000640 _H 00064C _H	-	-	-	-		
000650 _H 00067C _H	-	-	-	-		
000680 _H 00068C _H	-	-	-	-		
000690 _H 0006BC _H	-	-	-	-	Reserved [S]	
0006C0 _H 0006CC _H	-	-	-	-		
0006D0 _H 0006F0 _H	-	-	-	-		
0006F4 _H	-					
0006F8 _H 0006FC _H	-	-	-	-		
000700 _H	-					
000704 _H 00070C _H	-	-	-	-		
000710 _H	BPCCRA[R/W] B 00000000	BPCCRB[R/W] B 00000000	BPCCRC[R/W] B 00000000	-	Bus performance counter	
000714 _H	BPCTRA[R/W] W 00000000 00000000 00000000 00000000					
000718 _H	BPCTRIB[R/W] W 00000000 00000000 00000000 00000000					
00071C _H	BPCTRC[R/W] W 00000000 00000000 00000000 00000000					

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00126C _H	ADTCD4[R] B,H,W 10--0000 00000000		ADTCD5[R] B,H,W 10--0000 00000000		
001270 _H	ADTCD6[R] B,H,W 10--0000 00000000		ADTCD7[R] B,H,W 10--0000 00000000		
001274 _H	ADTCD8[R] B,H,W 10--0000 00000000		ADTCD9[R] B,H,W 10--0000 00000000		
001278 _H	ADTCD10[R] B,H,W 10--0000 00000000		ADTCD11[R] B,H,W 10--0000 00000000		
00127C _H	ADTCD12[R] B,H,W 10--0000 00000000		ADTCD13[R] B,H,W 10--0000 00000000		
001280 _H	ADTCD14[R] B,H,W 10--0000 00000000		ADTCD15[R] B,H,W 10--0000 00000000		
001284 _H	ADTCD16[R] B,H,W 10--0000 00000000		ADTCD17[R] B,H,W 10--0000 00000000		
001288 _H	ADTCD18[R] B,H,W 10--0000 00000000		ADTCD19[R] B,H,W 10--0000 00000000		
00128C _H	ADTCD20[R] B,H,W 10--0000 00000000		ADTCD21[R] B,H,W 10--0000 00000000		
001290 _H	ADTCD22[R] B,H,W 10--0000 00000000		ADTCD23[R] B,H,W 10--0000 00000000		
001294 _H	-	-	-	-	
001298 _H	-	-	-	-	
00129C _H	-	-	-	-	
0012A0 _H	-	-	-	-	
0012A4 _H	ADCS0[R/W] B,H,W 0-----		ADCH0[R] B,H,W ----000	ADMD0[R/W] B,H,W ---0000	
0012A8 _H	ADCS1[R/W] B,H,W 0-----		ADCH1[R] B,H,W ----000	ADMD1[R/W] B,H,W ---0000	
0012AC _H	ADCS2[R/W] B,H,W 0-----		ADCH2[R] B,H,W ----000	ADMD2[R/W] B,H,W ---0000	
0012B0 _H 0012FC _H	-	-	-	-	Reserved
001300 _H	RDCCTR0[R/W] B,H,W 0----000	RDCCTR1[R/W] B,H,W -0000000	RDCINTR[R] B,H,W -0000000	RDCICER[R/W] B,H,W ----00	RDC
001304 _H	-	RDCCTR2[R/W] B,H,W ---00000		RDCIPR[R/W] H,W ---0000 00000000	
001308 _H		RDCCPR1[R/W] H,W ---0000 00000000		RDCCPR2[R/W] H,W ---0000 00000000	
00130C _H		RDCCPR3[R/W] H,W ----00 00000000		RDCCPR4[R/W] H,W ----00 00000000	
001310 _H	AGLDR[R] H,W 1---XXXX XXXXXXXXX			AGVLDR[R] H,W XXXXXXXX XXXXXXXXX	
001314 _H	AGLDBR[R] H,W 1---XXXX XXXXXXXXX			AGVLDBR[R] H,W XXXXXXXX XXXXXXXXX	
001318 _H	SCCIR[R/W] H,W 1---0000 00000000		-	-	
00131C _H		SINDR[R] W XXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX			

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
0002E0 _H	-	GATEC0[R/W] B,H,W -----00	-	GATEC2[R/W] B,H,W -----00	PPG GATE Control	
0002E4 _H	-	GATEC4[R/W] B,H,W -----00	-	GATEC8[R/W] B,H,W -----00		
0002E8 _H	-	GATEC10[R/W] B,H,W -----00	-	GATEC12[R/W] B,H,W -----00		
0002EC _H	-	-	-	-	Reserved	
0002F0 _H	RCRH0[W] H,W 00000000	RCRL0[W] B,H,W 00000000	UDCRH0[R] H,W 00000000	UDCRL0[R] B,H,W 00000000	U/D counter 0	
0002F4 _H	CCR0[R/W] B,H 00000000 -0001000		-	CSR0[R] B 00000000		
0002F8 _H	RCRH1[W] H,W 00000000	RCRL1[W] B,H,W 00000000	UDCRH1[R] H,W 00000000	UDCRL1[R] B,H,W 00000000	U/D counter 1	
0002FC _H	CCR1[R/W] B,H 00000000 -0001000		-	CSR1[R] B 00000000		
000300 _H	-				Reserved	
000304 _H	-	-	-	-	Reserved	
000308 _H	-				Reserved	
00030C _H	-	-	-	-		
000310 _H	-	-	MPUCR[R/W] H 000000-0 ----0100		MPU [S] (Only the CPU can access this area)	
000314 _H	-	-	-	-		
000318 _H	-					
00031C _H	-	-	-			
000320 _H	DPVAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000324 _H	-	-	DPVSR[R/W] H ----- 00000--0			
000328 _H	DEAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00032C _H	-	-	DESR[R/W] H ----- 00000--0			
000330 _H	PABR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000334 _H	-	-	PACR0[R/W] H 000000-0 00000--0			
000338 _H	PABR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00033C _H	-	-	PACR1[R/W] H 000000-0 00000--0			
000340 _H	PABR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000344 _H	-	-	PACR2[R/W] H 000000-0 00000--0			
000348 _H	PABR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00034C _H	-	-	PACR3[R/W] H 000000-0 00000--0			
000350 _H	PABR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000354 _H	-	-	PACR4[R/W] H 000000-0 00000--0		
000358 _H			PABR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000		
00035C _H	-	-	PACR5[R/W] H 000000-0 00000--0		MPU [S] (Only the CPU can access this area)
000360 _H			PABR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000		
000364 _H	-	-	PACR6[R/W] H 000000-0 00000--0		
000368 _H			PABR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000		
00036C _H	-	-	PACR7[R/W] H 000000-0 00000--0		
000370 _H			-		
000374 _H	-	-	-		
000378 _H			-		
00037C _H	-	-	-		
000380 _H			-		Reserved [S]
000384 _H	-	-	-		
000388 _H			-		
00038C _H	-	-	-		
000390 _H			-		
000394 _H	-	-	-		
000398 _H			-		
00039C _H	-	-	-		
0003A0 _H			-		Reserved [S]
0003A4 _H	-	-	-		
0003A8 _H			-		
0003AC _H	-	-	-		
0003B0 _H					
0003FC _H	-	-	-	-	Reserved [S]
000400 _H	ICSEL0[R/W] B,H,W ----000	ICSEL1[R/W] B,H,W ----0	ICSEL2[R/W] B,H,W ----0	ICSEL3[R/W] B,H,W ----0	Generation and clearing of DMA transfer requests
000404 _H	ICSEL4[R/W] B,H,W ----0	ICSEL5[R/W] B,H,W ----0	ICSEL6[R/W] B,H,W ----0	ICSEL7[R/W] B,H,W ----000	
000408 _H	ICSEL8[R/W] B,H,W ----0	ICSEL9[R/W] B,H,W ----0	ICSEL10[R/W] B,H,W ----000	ICSEL11[R/W] B,H,W ----000	
00040C _H	ICSEL12[R/W] B,H,W ----000	ICSEL13[R/W] B,H,W ----000	ICSEL14[R/W] B,H,W ----000	ICSEL15[R/W] B,H,W ----0	
000410 _H	ICSEL16[R/W] B,H,W ----0	ICSEL17[R/W] B,H,W ----0	ICSEL18[R/W] B,H,W ----0	ICSEL19[R/W] B,H,W ----0	

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
0006D0 _H 0006F0 _H	-	-	-	-	Reserved	
0006F4 _H					Reserved	
0006F8 _H 0006FC _H	-	-	-	-	Reserved	
000700 _H					Reserved	
000704 _H 00070C _H	-	-	-	-	Reserved	
000710 _H	BPCCRA[R/W] B 00000000	BPCCRB[R/W] B 00000000	BPCCRC[R/W] B 00000000	-	Bus performance counter	
000714 _H	BPCTRA[R/W] W 00000000 00000000 00000000 00000000					
000718 _H	BPCTRAB[R/W] W 00000000 00000000 00000000 00000000					
00071C _H	BPCTRC[R/W] W 00000000 00000000 00000000 00000000					
000720 _H 0007F8 _H	-	-	-	-	Reserved	
0007FC _H	BMODR[R] B,H,W XXXXXXXXXX	-	-	-	Operation mode	
000800 _H 00083C _H	-	-	-	-	Reserved [S]	
000840 _H	FCTL[R/W] H -0--1000 0--0---	-	-	FSTR[R/W] B ----001	Flash memory register [S]	
000844 _H	-	-	-	-	Reserved [S]	
000848 _H 000854 _H	-	-	-	-	Reserved [S]	
000858 _H	-	-	WREN[R/W] H 00000000 00000000		Wild register [S]	
00085C _H 00087C _H	-	-	-	-	Reserved [S]	
000880 _H	WRAR00[R/W] W ----- XXXXXX XXXXXXXX XXXXXX --				Wild register [S]	
000884 _H	WRDR00[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000888 _H	WRAR01[R/W] W ----- XXXXXX XXXXXXXX XXXXXX --					
00088C _H	WRDR01[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000890 _H	WRAR02[R/W] W ----- XXXXXX XXXXXXXX XXXXXX --					
000894 _H	WRDR02[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000898 _H	WRAR03[R/W] W ----- XXXXXX XXXXXXXX XXXXXX --					
00089C _H	WRDR03[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00110C _H	CPCLRB1/CPCLR1[R/W] H,W 11111111 11111111		TCDT1[R/W] H,W 00000000 00000000		
001110 _H		TCCS1[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 1
001114 _H	CPCLRB2/CPCLR2[R/W] H,W 11111111 11111111		TCDT2[R/W] H,W 00000000 00000000		
001118 _H		TCCS2[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 2
00111C _H	CPCLRB3/CPCLR3[R/W] H,W 11111111 11111111		TCDT3[R/W] H,W 00000000 00000000		
001120 _H		TCCS3[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 3
001124 _H	CPCLRB4/CPCLR4[R/W] H,W 11111111 11111111		TCDT4[R/W] H,W 00000000 00000000		
001128 _H		TCCS4[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 4
00112C _H	CPCLRB5/CPCLR5[R/W] H,W 11111111 11111111		TCDT5[R/W] H,W 00000000 00000000		
001130 _H		TCCS5[R/W] B,H,W 00000000 01000000 ----0000 -----			Free-run timer 5
001134 _H		FRS0[R/W] B,H,W -----000-000 -000-000 -000-000			
001138 _H		FRS1[R/W] B,H,W -----000-000 -000-000			
00113C _H		FRS2[R/W] B,H,W -----000-000 -000-000 -000-000			
001140 _H		FRS3[R/W] B,H,W -----000-000 -000-000			Free-run timer selection
001144 _H		FRS4[R/W] B,H,W -000-000 -000-000 -000-000 -000-000			
001148 _H		FRS5[R/W] B,H,W -000-000 -000-000 -000-000 -000-000			
00114C _H		FRS6[R/W] B,H,W -000-000 -000-000 -000-000 -000-000			
001150 _H		-			
001154 _H	OCCPB0/OCCP0[R/W] H,W 00000000 00000000		OCCPB1/OCCP1[R/W] H,W 00000000 00000000		Output compare 0/1
001158 _H	OCS01[R/W] B,H,W -110--00 00001100	-	OCMOD01[R/W] B,H,W -----00		
00115C _H	OCCPB2/OCCP2[R/W] H,W 00000000 00000000		OCCPB3/OCCP3[R/W] H,W 00000000 00000000		Output compare 2/3
001160 _H	OCS23[R/W] B,H,W -110--00 00001100	-	OCMOD23[R/W] B,H,W -----00		
001164 _H	OCCPB4/OCCP4[R/W] H,W 00000000 00000000		OCCPB5/OCCP5[R/W] H,W 00000000 00000000		Output compare 4/5
001168 _H	OCS45[R/W] B,H,W -110--00 00001100	-	OCMOD45[R/W] B,H,W -----00		
00116C _H	OCCPB6/OCCP6[R/W] H,W 00000000 00000000		OCCPB7/OCCP7[R/W] H,W 00000000 00000000		Output compare 6/7
001170 _H	OCS67[R/W] B,H,W -110--00 00001100	-	OCMOD67[R/W] B,H,W -----00		

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
00300C _H	TEAR0X[R] B,H,W 000-----0000000 00000000				XBS RAM diagnosis register	
003010 _H	TEAR1X[R] B,H,W 000-----0000000 00000000					
003014 _H	TEAR2X[R] B,H,W 000-----0000000 00000000					
003018 _H	TAEARX[R/W] B,H,W -1011111 11111111		TASARX[R/W] B,H,W -0000000 00000000			
00301C _H	TFECRX[R/W] B,H,W ---0000	TICRX[R/W] B,H,W ---0000		TTCRX[R/W] B,H,W -----00 00001100		
003020 _H	TSRCRX[R/W] B,H,W 0-----			TKCCRX[R/W] B,H,W 00----00	Backup RAM ECC control register	
003024 _H	SEEARA[R] B,H,W --000000 00000000		DEEARA[R] B,H,W --000000 00000000			
003028 _H	EECSRA[R/W] B,H,W ---00-0	-		EFEARA[R/W] B,H,W --000000 00000000		
00302C _H	-	EFECRA[R/W] B,H,W -----0 00000000 00000000				
003030 _H	TEAR0A[R] B,H,W 000-----000 00000000				Backup RAM diagnosis register	
003034 _H	TEAR1A[R] B,H,W 000-----000 00000000					
003038 _H	TEAR2A[R] B,H,W 000-----000 00000000					
00303C _H	TAEARA[R/W] B,H,W ----111 11111111		TASARA[R/W] B,H,W ----000 00000000			
003040 _H	TFECRA[R/W] B,H,W ---0000	TICRA[R/W] B,H,W ---0000		TTCRA[R/W] B,H,W -----00 00001100		
003044 _H	TSRCRA[R/W] B,H,W 0-----			TKCCRA[R/W] B,H,W 00----00	Reserved	
003048 _H 0030FC _H	-	-	-	-		
003100 _H	BUSDIGSR0[R/W] H,W 00000000 0----00		BUSDIGSR1[R/W] H,W 00000000 0----00		Bus diagnosis	
003104 _H	BUSDIGSR2[R/W] H,W 00000000 0----00		BUSTSTR0[R/W] H,W 00--0000 00000000			
003108 _H	BUSADR0[R] W 00000000 00000000 00000000 00000000					
00310C _H	BUSADR1[R] W 00000000 00000000 00000000 00000000					
003110 _H	BUSADR2[R] W 00000000 00000000 00000000 00000000					
003114 _H	-		BUSDIGSR3[R/W] H,W 00000000 0----00			
003118 _H	BUSDIGSR4[R/W] H,W 00000000 0----00		BUSTSTR1[R/W] H,W 00--0000 00000000			
00311C _H	-					
003120 _H	BUSADR3[R] W 00000000 00000000 00000000 00000000					

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
003124 _H	BUSADR4[R] W 00000000 00000000 00000000 00000000				Bus diagnosis	
003128 _H 003FFC _H	-	-	-	-	Reserved	
004000 _H 005FFC _H	Backup RAM				Backup RAM area	
006000 _H 00CFFC _H	-	-	-	-	Reserved	
00D000 _H	CIF0[R] W 00000100 11111111 01011011 11111111				FlexRay CIF	
00D004 _H	CIF1[R/W] W 00000000 -----0 -00000000 -----					
00D008 _H 00D00C _H	-	-	-	-	Reserved	
00D010 _H	-				FlexRay GIF	
00D014 _H	-					
00D018 _H	-	-	-	-		
00D01C _H	LCK[R/W] W -----00000000					
00D020 _H	EIR[R/W] W ----000 ----0000 00000000				FlexRay INT	
00D024 _H	SIR[R/W] W ----00 ----00 00000000 00000000					
00D028 _H	EILS[R/W] W ----000 ----0000 00000000					
00D02C _H	SILS[R/W] W ----11 ----11 11111111 11111111					
00D030 _H	EIES[R/W] W ----000 ----0000 00000000					
00D034 _H	EIER[R/W] W ----000 ----0000 00000000					
00D038 _H	SIES[R/W] W ----00 ----00 00000000 00000000					
00D03C _H	SIER[R/W] W ----00 ----00 00000000 00000000					
00D040 _H	ILE[R/W] W -----00					
00D044 _H	T0C[R/W] W --000000 00000000 -00000000 -----00					
00D048 _H	T1C[R/W] W --000000 00000010 -----00					
00D04C _H	STPW1[R/W] W --000000 00000000 --000000 -0000000					
00D050 _H	STPW2[R] W ----000 00000000 ----000 00000000					
00D054 _H 00D07C _H	-	-	-	-	Reserved	

(T_A: Recommended operating conditions, V_{CC}=5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level output voltage	V _{OL1}	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047*, P050 to P057*, P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	V _{CC} =4.5V I _{OL} =2.0mA	0	-	0.4	V	
	V _{OL2}	P003 to P007, P010	V _{CC} =4.5V I _{OL} =4.0mA	0	-	0.4	V	When FlexRay is selected
	V _{OL3}	P000 to P002, P011 to P017, P020 to P027, P030 to P037, P040 to P042*, P043 to P047*, P050 to P057*, P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	V _{CC} =4.5V I _{OL} =5.0mA	0	-	0.4	V	
	V _{OL4}	P001,P002, P021,P022, P025,P026, P073,P074, P076,P077, P127,P130	V _{CC} =4.5V I _{OL} =3.0mA	0	-	0.4	V	I ² C shared pin (when I ² C is selected)
	V _{OL5}	DEBUGIF	V _{CC} =2.7V I _{OL} =25.0mA	0	-	0.25	V	

*: Only available with MB91F585LB/F586LB/F587LB, MB91F585LD/F586LD/F587LD

(3) Power-on Conditions



 (T_A: Recommended operating conditions, V_{SS}=0.0V)



Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Level detection voltage	-	VCC5	-	2.1	2.3	2.5	V	When turning on power
Level detection hysteresis width	-	VCC5	-	-	-	125	mV	During voltage drop
Level detection time	-	-	-	-	-	30	μs	*1
Slope detection undetected standard	-	VCC5	V _{CC} = at level detection release level	-	-	4	mV/μs	*2
Power off time	t _{OFF}	VCC5	-	50	-	-	ms	*3

*1: If the fluctuation of the power supply is faster than the low-voltage detection time, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

*2: When setting the power supply fluctuation to this standard or less, it is possible to suppress the slope detection. This is the standard when the power supply fluctuation is stable.

*3: This time is to start the slope detection at next power on after power down and internal charge loss.






(4-2) UART (Async Serial Interface) timing (SMR:MD2-0="000"b, "001"b)

(4-2-1) When the external clock is selected (BGR:EXT=1)

(T_A: Recommended operating conditions, V_{CC} = 5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t _{SLSH}	SCK0 to SCK4, SCK3_1,SCK4_1	C _L =50pF	t _{CPP} +10	-	ns	
Serial clock "H" pulse width	t _{SHSL}			t _{CPP} +10	-	ns	
SCK fall time	t _F			-	5	ns	
SCK rise time	t _R			-	5	ns	




(4-3) LIN interface (v2.1) (LIN Communication Control Interface (v2.1)) timing (SMR:MD2-0="011"b)


(4-3-1) When the external clock is selected (BGR:EXT=1)

(T_A: Recommended operating conditions, V_{CC} = 5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t _{SLSH}	SCK0 to SCK4, SCK3_1,SCK4_1	C _L =50pF	t _{CPP} +10	-	ns	
Serial clock "H" pulse width	t _{SHSL}			t _{CPP} +10	-	ns	
SCK fall time	t _F			-	5	ns	
SCK rise time	t _R			-	5	ns	



- MB91F585LA/F586LA/F587LA/F585LB/F586LB/F587LB/
F585LC/F586LC/F587LC/F585LD/F586LD/F587LD



■ ORDERING INFORMATION

Part number	Package*
MB91F585LAPMC-GTE1 MB91F586LAPMC-GTE1 MB91F587LAPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)
MB91F585LBPMC-GTE1 MB91F586LBPMC-GTE1 MB91F587LBPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)
MB91F585LCPMC-GTE1 MB91F586LCPMC-GTE1 MB91F587LCPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)
MB91F585LDPMC-GTE1 MB91F586LDPMC-GTE1 MB91F587LDPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)

*: For details of the package, see "■ PACKAGE DIMENSIONS".

Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2012-2014 Spansion All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™ and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.