



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details




Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	128MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	98
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	104K x 8
Voltage - Supply (Vcc/Vdd)	3.7V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f587lcpmc-gtk5e1

• MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD



Pin No.	Pin name	I/O circuit type*	Function
22	P037	D	General-purpose I/O port
	ZIN0		Up/ down counter ch.0 ZIN input pin
	RDC_W		RDC phase W output pin
23	P040	D	General-purpose I/O port
	AIN1		Up/ down counter ch.1 AIN input pin
	RDC_A		RDC phase A output pin
24	P041	D	General-purpose I/O port
	BIN1		Up/ down counter ch.1 BIN input pin
	RDC_B		RDC phase B output pin
25	P042	D	General-purpose I/O port
	ZIN1		Up/ down counter ch.1 ZIN input pin
	RDC_Z		RDC phase Z output pin
26	RDC_ACT	J	RDC operation status output pin
27	MAG_OUT	I	RDC excitation signal output pin
28	MAG_PLUS	H	RDC excitation external input pin +
29	MAG_MINUS	H	RDC excitation external input pin -
30	COS_OUT	I	RDC COS output pin
31	COS_MINUS	H	RDC COS input pin -
32	COS_PLUS	H	RDC COS input pin +
33	SIN_PLUS	H	RDC SIN input pin +
34	SIN_MINUS	H	RDC SIN input pin -
35	SIN_OUT	I	RDC SIN output pin
38	COS_IN	H	RDC COS coil earth leakage detection input pin
39	SIN_IN	H	RDC SIN coil earth leakage detection input pin
41	AREF2	I	RDC Aref output (AVcc0/2) pin
44	P060	D	General-purpose I/O port
	MM		Clock supervisor main clock missing output pin
45	P061	D	General-purpose I/O port
	IN6		16-bit input capture ch.6 external pulse input pin
46	P062	D	General-purpose I/O port
	FRCK0		Free-run timer ch.0 external clock input pin
	SCS40		Multi-function serial ch.4 serial chip select 0 I/O pin
47	P063	D	General-purpose I/O port
	FRCK1		Free-run timer ch.1 external clock input pin
	SCS41		Multi-function serial ch.4 serial chip select 1 output pin
48	P064	D	General-purpose I/O port
	FRCK2		Free-run timer ch.2 external clock input pin
	SCS42		Multi-function serial ch.4 serial chip select 2 output pin
49	P065	D	General-purpose I/O port
	FRCK3		Free-run timer ch.3 external clock input pin
	SCS43		Multi-function serial ch.4 serial chip select 3 output pin
50	P066	D	General-purpose I/O port
	FRCK4		Free-run timer ch.4 external clock input pin
	SCS3		Multi-function serial ch.3 serial chip select I/O pin
51	P067	D	General-purpose I/O port
	FRCK5		Free-run timer ch.5 external clock input pin

Pin No.	Pin name	I/O circuit type*	Function
54	P070	F	General-purpose I/O port
	AN0		ADC analog 0 input pin
55	P071	F	General-purpose I/O port
	AN1		ADC analog 1 input pin
56	P072	G	General-purpose I/O port
	AN2		ADC analog 2 input pin
	SIN4		Multi-function serial ch.4 serial data input pin
	INT5		INT5 external interrupt input pin
57	P073	M	General-purpose I/O port
	AN3		ADC analog 3 input pin
	SOT4		Multi-function serial ch.4 serial data output pin/ I ² C ch.4 serial data I/O pin (SDA)
58	P074	M	General-purpose I/O port
	AN4		ADC analog 4 input pin
	SCK4		Multi-function serial ch.4 clock I/O pin/ I ² C ch.4 clock I/O pin (SCL)
59	P075	G	General-purpose I/O port
	AN5		ADC analog 5 input pin
	SIN3		Multi-function serial ch.3 serial data input pin
	INT4		INT4 external interrupt input pin
60	P076	M	General-purpose I/O port
	AN6		ADC analog 6 input pin
	SOT3		Multi-function serial ch.3 serial data output pin/ I ² C ch.3 serial data I/O pin (SDA)
61	P077	M	General-purpose I/O port
	AN7		ADC analog 7 input pin
	SCK3		Multi-function serial ch.3 clock I/O pin / I ² C ch.3 clock I/O pin (SCL)
64	P080	F	General-purpose I/O port
	AN8		ADC analog 8 input pin
	PPG0		PPG ch.0 output pin
65	P081	F	General-purpose I/O port
	AN9		ADC analog 9 input pin
	PPG1		PPG ch.1 output pin
66	P082	F	General-purpose I/O port
	AN10		ADC analog 10 input pin
	PPG2		PPG ch.2 output pin
67	P083	F	General-purpose I/O port
	AN11		ADC analog 11 input pin
	PPG3		PPG ch.3 output pin
68	P084	F	General-purpose I/O port
	AN12		ADC analog 12 input pin
	PPG4		PPG ch.4 output pin
69	P085	F	General-purpose I/O port
	AN13		ADC analog 13 input pin
	PPG5		PPG ch.5 output pin

Type	Circuit	Remarks
L		Open drain I/O
M		• With analog input, I²C, general-purpose I/O port • CMOS level output I_{OH}=-3mA, I_{OL}=3mA (at I²C output) I_{OH}=-2/-5mA, I_{OL}=2/5mA (other than above) • With 50 kΩ pull-up resistor control • CMOS hysteresis input (0.7V_{cc}/0.3V_{cc}) • Automotive input (0.8V_{cc}/0.5V_{cc})
N		• With analog output, general-purpose I/O port • CMOS level output I_{OH}=-2/-4mA, I_{OL}=2/4mA • With 50 kΩ pull-up resistor control • FlexRay input (0.7V_{cc}/0.3V_{cc}) • Automotive input (0.8V_{cc}/0.5V_{cc})

- **Observance of Safety Regulations and Standards**

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

- **Fail-Safe Design**

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

- **Precautions Related to Usage of Devices**

SpanSion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under SpanSion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

- **Lead Insertion Type**

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to SpanSion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

- **Surface Mount Type**

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. SpanSion Inc. recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with SpanSion ranking of recommended conditions.

• MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000000 _H	PDR00[R/W] B,H,W XXXXXXXXXX	PDR01[R/W] B,H,W XXXXXXXXXX	PDR02[R/W] B,H,W XXXXXXXXXX	PDR03[R/W] B,H,W XXXXXXXXXX	Port data register
000004 _H	PDR04[R/W] B,H,W ----XXX	-	PDR06[R/W] B,H,W XXXXXXXXXX	PDR07[R/W] B,H,W XXXXXXXXXX	
000008 _H	PDR08[R/W] B,H,W XXXXXXXXXX	PDR09[R/W] B,H,W XXXXXXXXXX	PDR10[R/W] B,H,W XXXXXXXXXX	PDR11[R/W] B,H,W XXXXXXXXXX	
00000C _H	PDR12[R/W] B,H,W XXXXXXXXXX	PDR13[R/W] B,H,W XX-XXXXXX	-	-	
000010 _H 000038 _H	-	-	-	-	Reserved
00003C _H	WDTCSR0[R/W] B,H,W -0--0000	WDTCSR0[W] B,H,W 00000000	WDTCSR1[R] B,H,W ----0010	WDTCSR1[W] B,H,W 00000000	Watchdog timer [S]
000040 _H	-	-	-		Reserved
000044 _H	DICR[R/W] B -----0	-	-	-	Delay interrupt
000048 _H 00005C _H	-		-		Reserved
000060 _H	TMRLRA0[R/W] H XXXXXXXXXX XXXXXXXXX		TMR0[R] H XXXXXXXXXX XXXXXXXXX		Reload timer 0
000064 _H	TMRLRB0[R/W] H XXXXXXXXXX XXXXXXXXX		TMCSR0[R/W] B,H,W 00000000 0-000000		
000068 _H 00007C _H	-	-	-	-	Reserved
000080 _H	BT0TMR[R] H 00000000 00000000		BT0TMCR[R/W] H -0000000 00000000		Base timer 0
000084 _H	BT0TMCR2[R/W] B -----0	BT0STC[R/W] B -0-0-0-0	-	-	
000088 _H	BT0PCSR/BT0PRL[R/W] H 00000000 00000000		BT0PDUT/BT0PRLH/BT0DTBF [R/W] H 00000000 00000000		
00008C _H	-	-	-	-	
000090 _H	BT1TMR[R] H 00000000 00000000		BT1TMCR[R/W] H -0000000 00000000		Base timer 1
000094 _H	BT1TMCR2[R/W] B -----0	BT1STC[R/W] B -0-0-0-0	-	-	
000098 _H	BT1PCSR/BT1PRL[R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF[R/W] H 00000000 00000000		
00009C _H	BTSEL01[R/W] B ----0000	-	BTSSSR[W] B,H -----11		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000E84 _H 000EBC _H	-	-	-	-	Reserved
000EC0 _H	PPER00[R/W] B,H 00000000	PPER01[R/W] B,H 00000000	PPER02[R/W] B,H 00000000	PPER03[R/W] B,H 00000000	Port pull-up/down enable register
000EC4 _H	PPER04[R/W] B,H -----000	-	PPER06[R/W] B,H 00000000	PPER07[R/W] B,H 00000000	
000EC8 _H	PPER08[R/W] B,H 00000000	PPER09[R/W] B,H 00000000	PPER10[R/W] B,H 00000000	PPER11[R/W] B,H 00000000	
000ECC _H	PPER12[R/W] B,H 00000000	PPER13[R/W] B,H 00-00000	-	-	
000ED0 _H 000EDC _H	-	-	-	-	Reserved
000EE0 _H	PILR00[R/W] B,H 11111111	PILR01[R/W] B,H 11111111	PILR02[R/W] B,H 11111111	PILR03[R/W] B,H 11111111	Port input level selection register
000EE4 _H	PILR04[R/W] B,H -----111	-	PILR06[R/W] B,H 11111111	PILR07[R/W] B,H 11111111	
000EE8 _H	PILR08[R/W] B,H 11111111	PILR09[R/W] B,H 11111111	PILR10[R/W] B,H 11111111	PILR11[R/W] B,H 11111111	
000EEC _H	PILR12[R/W] B,H 11111111	PILR13[R/W] B,H 11-11111	-	-	
000EF0 _H 000EFC _H	-	-	-	-	Reserved
000F00 _H 000F1C _H	-	-	-	-	Reserved
000F20 _H	PODR00[R/W] B,H 00000000	PODR01[R/W] B,H 00000000	PODR02[R/W] B,H 00000000	PODR03[R/W] B,H 00000000	Port output drive register
000F24 _H	PODR04[R/W] B,H -----000	-	PODR06[R/W] B,H 00000000	PODR07[R/W] B,H 00000000	
000F28 _H	PODR08[R/W] B,H 00000000	PODR09[R/W] B,H 00000000	PODR10[R/W] B,H 00000000	PODR11[R/W] B,H 00000000	
000F2C _H	PODR12[R/W] B,H 00000000	PODR13[R/W] B,H 00-00000	-	-	
000F30 _H 000F3C _H	-	-	-	-	Reserved
000F40 _H	PORTEN[R/W] B,H,W -----00	-	-	-	Port input enable register
000F44 _H	KEYCDR[R/W] H 00000000 00000000		-	-	Port key code
000F48 _H	ADERH[R/W] B,H ----- 11111111		ADERL[R/W] B,H 11111111 11111111		Analog input enable register
000F4C _H	-	-	-	-	Reserved
000F50 _H 000FFC _H	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001000 _H	SACR[R/W] B,H,W -----0	PICD[R/W] B,H,W ----0011	-	-	Synchronous/asynchronous switch control
001004 _H 0010BC _H	-	-	-	-	Reserved
0010C0 _H	-	-	-	CRCCR[R/W] B,H,W -0000000	CRC arithmetic operation
0010C4 _H	CRCINIT[R/W] B,H,W 11111111 11111111 11111111 11111111				
0010C8 _H	CRCIN[R/W] B,H,W 00000000 00000000 00000000 00000000				
0010CC _H	CRCR[R] B,H,W 11111111 11111111 11111111 11111111				
0010D0 _H 0010FC _H	-	-	-	-	Reserved
001100 _H	TCGS[R/W] B,H,W -----00	-	-	TCGSE[R/W] B,H,W --000000	Free-run timer simultaneous activation
001104 _H	CPCLRB0/CPCLR0[R/W] H,W 11111111 11111111		TCDT0[R/W] H,W 00000000 00000000		Free-run timer 0
001108 _H	TCCS0[R/W] B,H,W 00000000 01000000 ----0000 -----				
00110C _H	CPCLRB1/CPCLR1[R/W] H,W 11111111 11111111		TCDT1[R/W] H,W 00000000 00000000		Free-run timer 1
001110 _H	TCCS1[R/W] B,H,W 00000000 01000000 ----0000 -----				
001114 _H	CPCLRB2/CPCLR2[R/W] H,W 11111111 11111111		TCDT2[R/W] H,W 00000000 00000000		Free-run timer 2
001118 _H	TCCS2[R/W] B,H,W 00000000 01000000 ----0000 -----				
00111C _H	CPCLRB3/CPCLR3[R/W] H,W 11111111 11111111		TCDT3[R/W] H,W 00000000 00000000		Free-run timer 3
001120 _H	TCCS3[R/W] B,H,W 00000000 01000000 ----0000 -----				
001124 _H	CPCLRB4/CPCLR4[R/W] H,W 11111111 11111111		TCDT4[R/W] H,W 00000000 00000000		Free-run timer 4
001128 _H	TCCS4[R/W] B,H,W 00000000 01000000 ----0000 -----				
00112C _H	CPCLRB5/CPCLR5[R/W] H,W 11111111 11111111		TCDT5[R/W] H,W 00000000 00000000		Free-run timer 5
001130 _H	TCCS5[R/W] B,H,W 00000000 01000000 ----0000 -----				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001134 _H	FRS0[R/W] B,H,W ----- -000-000 -000-000 -000-000				Free-run timer selection
001138 _H	FRS1[R/W] B,H,W ----- -000-000 -000-000				
00113C _H	FRS2[R/W] B,H,W ----- -000-000 -000-000 -000-000				
001140 _H	FRS3[R/W] B,H,W ----- -000-000 -000-000				
001144 _H	FRS4[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
001148 _H	FRS5[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
00114C _H	FRS6[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
001150 _H	-				
001154 _H	OCCPB0/OCCP0[R/W] H,W 00000000 00000000		OCCPB1/OCCP1[R/W] H,W 00000000 00000000		Output compare 0/1
001158 _H	OCS01[R/W] B,H,W -110--00 00001100		-	OCMOD01[R/W] B,H,W -----00	
00115C _H	OCCPB2/OCCP2[R/W] H,W 00000000 00000000		OCCPB3/OCCP3[R/W] H,W 00000000 00000000		Output compare 2/3
001160 _H	OCS23[R/W] B,H,W -110--00 00001100		-	OCMOD23[R/W] B,H,W -----00	
001164 _H	OCCPB4/OCCP4[R/W] H,W 00000000 00000000		OCCPB5/OCCP5[R/W] H,W 00000000 00000000		Output compare 4/5
001168 _H	OCS45[R/W] B,H,W -110--00 00001100		-	OCMOD45[R/W] B,H,W -----00	
00116C _H	OCCPB6/OCCP6[R/W] H,W 00000000 00000000		OCCPB7/OCCP7[R/W] H,W 00000000 00000000		Output compare 6/7
001170 _H	OCS67[R/W] B,H,W -110--00 00001100		-	OCMOD67[R/W] B,H,W -----00	
001174 _H	OCCPB8/OCCP8[R/W] H,W 00000000 00000000		OCCPB9/OCCP9[R/W] H,W 00000000 00000000		Output compare 8/9
001178 _H	OCS89[R/W] B,H,W -110--00 00001100		-	OCMOD89[R/W] B,H,W -----00	
00117C _H	OCCPB10/OCCP10[R/W] H,W 00000000 00000000		OCCPB11/OCCP11[R/W] H,W 00000000 00000000		Output compare 10/11
001180 _H	OCS1011[R/W] B,H,W -110--00 00001100		-	OCMOD1011 [R/W] B,H,W -----00	
001184 _H	IPCP0[R] H,W 00000000 00000000		IPCP1[R] H,W 00000000 00000000		Input capture 0/1
001188 _H	ICS01[R/W] B,H,W -----00 00000000		-	LSYNS[R/W] B,H,W ---00000	
00118C _H	IPCP2[R] H,W 00000000 00000000		IPCP3[R] H,W 00000000 00000000		Input capture 2/3
001190 _H	ICS23[R/W] B,H,W -----00 00000000		-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D03C _H	SIER[R/W] W -----00 -----00 00000000 00000000				FlexRay INT
00D040 _H	ILE[R/W] W -----00				
00D044 _H	T0C[R/W] W --000000 00000000 -00000000 -----00				
00D048 _H	T1C[R/W] W --000000 00000010 -----00				
00D04C _H	STPW1[R/W] W --000000 00000000 --000000 -00000000				
00D050 _H	STPW2[R] W ----000 00000000 ----000 00000000				
00D054 _H 00D07C _H	-	-	-	-	Reserved
00D080 _H	SUCC1[R/W] W ----1100 01000000 00010-00 1---0000				FlexRay SUC
00D084 _H	SUCC2[R/W] W ----0001 ---00000 00000101 00000100				
00D088 _H	SUCC3[R/W] W -----00010001				
00D08C _H	NEMC[R/W] W -----0000				FlexRay NEM
00D090 _H	PRTC1[R/W] W 000010-0 01001100 0000-110 00110011				FlexRay PRT
00D094 _H	PRTC2[R/W] W --001111 00101101 --001010 --001110				
00D098 _H	MHDC[R/W] W --00000 00000000 -----00000000				FlexRay MHD
00D09C _H	-				Reserved
00D0A0 _H	GTUC1[R/W] W -----0000 00000010 10000000				FlexRay GTU
00D0A4 _H	GTUC2[R/W] W -----0010 --000000 00001010				
00D0A8 _H	GTUC3[R/W] W -0000010 -0000010 00000000 00000000				
00D0AC _H	GTUC4[R/W] W --000000 00001000 --000000 00000111				
00D0B0 _H	GTUC5[R/W] W 00001110 ---00000 00000000 00000000				
00D0B4 _H	GTUC6[R/W] W ----000 00000010 ----000 00000000				
00D0B8 _H	GTUC7[R/W] W -----00 00000010 -----00 00000100				
00D0BC _H	GTUC8[R/W] W ---00000 00000000 -----0000010				
00D0C0 _H	GTUC9[R/W] W -----00 ---00001 --000001				
00D0C4 _H	GTUC10[R/W] W ----000 00000010 --000000 00000101				
00D0C8 _H	GTUC11[R/W] W ----000 ----000 -----00 -----00				
00D0CC _H 00D0FC _H	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000280 _H	PCN16[R/W] B,H,W 00000000 000000-0		PCSR16[W] H,W XXXXXXXXXX XXXXXXXXXX		PPG16
000284 _H	PDUT16[W] H,W XXXXXXXXXX XXXXXXXXXX		PTMR16[R] H,W 11111111 11111111		
000288 _H	PCN17[R/W] B,H,W 00000000 000000-0		PCSR17[W] H,W XXXXXXXXXX XXXXXXXXXX		PPG17
00028C _H	PDUT17[W] H,W XXXXXXXXXX XXXXXXXXXX		PTMR17[R] H,W 11111111 11111111		
000290 _H	PCN18[R/W] B,H,W 00000000 000000-0		PCSR18[W] H,W XXXXXXXXXX XXXXXXXXXX		PPG18
000294 _H	PDUT18[W] H,W XXXXXXXXXX XXXXXXXXXX		PTMR18[R] H,W 11111111 11111111		
000298 _H	PCN19[R/W] B,H,W 00000000 000000-0		PCSR19[W] H,W XXXXXXXXXX XXXXXXXXXX		PPG19
00029C _H	PDUT19[W] H,W XXXXXXXXXX XXXXXXXXXX		PTMR19[R] H,W 11111111 11111111		
0002A0 _H	PCN20[R/W] B,H,W 00000000 000000-0		PCSR20[W] H,W XXXXXXXXXX XXXXXXXXXX		PPG20
0002A4 _H	PDUT20[W] H,W XXXXXXXXXX XXXXXXXXXX		PTMR20[R] H,W 11111111 11111111		
0002A8 _H	PCN21[R/W] B,H,W 00000000 000000-0		PCSR21[W] H,W XXXXXXXXXX XXXXXXXXXX		PPG21
0002AC _H	PDUT21[W] H,W XXXXXXXXXX XXXXXXXXXX		PTMR21[R] H,W 11111111 11111111		
0002B0 _H	PCN22[R/W] B,H,W 00000000 000000-0		PCSR22[W] H,W XXXXXXXXXX XXXXXXXXXX		PPG22
0002B4 _H	PDUT22[W] H,W XXXXXXXXXX XXXXXXXXXX		PTMR22[R] H,W 11111111 11111111		
0002B8 _H	PCN23[R/W] B,H,W 00000000 000000-0		PCSR23[W] H,W XXXXXXXXXX XXXXXXXXXX		PPG23
0002BC _H	PDUT23[W] H,W XXXXXXXXXX XXXXXXXXXX		PTMR23[R] H,W 11111111 11111111		
0002C0 _H	GTRS0[R/W] B,H,W -00000000 -00000000		GTRS1[R/W] B,H,W -00000000 -00000000		PPG Control
0002C4 _H	GTRS2[R/W] B,H,W -00000000 -00000000		GTRS3[R/W] B,H,W -00000000 -00000000		
0002C8 _H	GTRS4[R/W] B,H,W -00000000 -00000000		GTRS5[R/W] B,H,W -00000000 -00000000		
0002CC _H	GTRS6[R/W] B,H,W -00000000 -00000000		GTRS7[R/W] B,H,W -00000000 -00000000		
0002D0 _H	GTRS8[R/W] B,H,W -00000000 -00000000		GTRS9[R/W] B,H,W -00000000 -00000000		
0002D4 _H	GTRS10[R/W] B,H,W -00000000 -00000000		GTRS11[R/W] B,H,W -00000000 -00000000		
0002D8 _H	GTREN0[R/W] H,W 00000000 00000000		GTREN1[R/W] H,W ----- 00000000		
0002DC _H	-		-		Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0006D0 _H 0006F0 _H	-	-	-	-	Reserved
0006F4 _H	-				Reserved
0006F8 _H 0006FC _H	-	-	-	-	Reserved
000700 _H	-				Reserved
000704 _H 00070C _H	-	-	-	-	Reserved
000710 _H	BPC CRA[R/W] B 00000000	BPC CRB[R/W] B 00000000	BPC CRC[R/W] B 00000000	-	Bus performance counter
000714 _H	BPCTRA[R/W] W 00000000 00000000 00000000 00000000				
000718 _H	BPCTRB[R/W] W 00000000 00000000 00000000 00000000				
00071C _H	BPCTRC[R/W] W 00000000 00000000 00000000 00000000				
000720 _H 0007F8 _H	-	-	-	-	Reserved
0007FC _H	BMODR[R] B,H,W XXXXXXXX	-	-	-	Operation mode
000800 _H 00083C _H	-	-	-	-	Reserved [S]
000840 _H	FCTL R[R/W] H -0--1000 0--0----		-	FSTR[R/W] B ----001	Flash memory register [S]
000844 _H	-	-	-	-	Reserved [S]
000848 _H 000854 _H	-	-	-	-	Reserved [S]
000858 _H	-	-	WREN[R/W] H 00000000 00000000		Wild register [S]
00085C _H 00087C _H	-	-	-	-	Reserved [S]
000880 _H	WRAR00[R/W] W ----- --XXXXXX XXXXXXXX XXXXXXX--				Wild register [S]
000884 _H	WRDR00[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000888 _H	WRAR01[R/W] W ----- --XXXXXX XXXXXXXX XXXXXXX--				
00088C _H	WRDR01[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000890 _H	WRAR02[R/W] W ----- --XXXXXX XXXXXXXX XXXXXXX--				
000894 _H	WRDR02[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000898 _H	WRAR03[R/W] W ----- --XXXXXX XXXXXXXX XXXXXXX--				
00089C _H	WRDR03[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000F20 _H	PODR00[R/W] B,H 00000000	PODR01[R/W] B,H 00000000	PODR02[R/W] B,H 00000000	PODR03[R/W] B,H 00000000	Port output drive register
000F24 _H	PODR04[R/W] B,H 00000000	PODR05[R/W] B,H 00000000	PODR06[R/W] B,H 00000000	PODR07[R/W] B,H 00000000	
000F28 _H	PODR08[R/W] B,H 00000000	PODR09[R/W] B,H 00000000	PODR10[R/W] B,H 00000000	PODR11[R/W] B,H 00000000	
000F2C _H	PODR12[R/W] B,H 00000000	PODR13[R/W] B,H 00-00000	-	-	
000F30 _H 000F3C _H	-	-	-	-	Reserved
000F40 _H	PORTEN[R/W] B,H,W -----00	-	-	-	Port input enable register
000F44 _H	KEYCDR[R/W] H 00000000 00000000		-	-	Port key code
000F48 _H	ADERH[R/W] B,H ----- 11111111		ADERL[R/W] B,H 11111111 11111111		Analog input enable register
000F4C _H	DAER[R/W] B,H -----0	-	-	-	Analog output enable register
000F50 _H 000FFC _H	-	-	-	-	Reserved
001000 _H	SACR[R/W] B,H,W -----0	PICD[R/W] B,H,W ----0011	-	-	Synchronous/asynchronous switch control
001004 _H 0010BC _H	-	-	-	-	Reserved
0010C0 _H	-	-	-	CRCCR[R/W] B,H,W -0000000	CRC arithmetic operation
0010C4 _H	CRCINIT[R/W] B,H,W 11111111 11111111 11111111 11111111				
0010C8 _H	CRCIN[R/W] B,H,W 00000000 00000000 00000000 00000000				
0010CC _H	CRCR[R] B,H,W 11111111 11111111 11111111 11111111				
0010D0 _H 0010FC _H	-	-	-	-	Reserved
001100 _H	TCGS[R/W] B,H,W -----00	-	-	TCGSE[R/W] B,H,W --000000	Free-run timer simultaneous activation
001104 _H	CPCLRB0/CPCLR0[R/W] H,W 11111111 11111111		TCDT0[R/W] H,W 00000000 00000000		Free-run timer 0
001108 _H	TCCS0[R/W] B,H,W 00000000 01000000 ----0000 -----				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002114 _H	IF1MSK21[R/W] B,H,W 11-11111 11111111		IF1MSK11[R/W] B,H,W 11111111 11111111		CAN 1 64msb
002118 _H	IF1ARB21[R/W] B,H,W 00000000 00000000		IF1ARB11[R/W] B,H,W 00000000 00000000		
00211C _H	IF1MCTR1[R/W] B,H,W 00000000 0---0000		-		
002120 _H	IF1DTA11[R/W] B,H,W 00000000 00000000		IF1DTA21[R/W] B,H,W 00000000 00000000		
002124 _H	IF1DTB11[R/W] B,H,W 00000000 00000000		IF1DTB21[R/W] B,H,W 00000000 00000000		
002128 _H , 00212C _H	-		-		
002130 _H , 002134 _H	Reserved (IF1 data mirror)				
002138 _H , 00213C _H	-		-		
002140 _H	IF2CREQ1[R/W] B,H,W 0----- 00000001		IF2CMSK1[R/W] B,H,W ----- 00000000		
002144 _H	IF2MSK21[R/W] B,H,W 11-11111 11111111		IF2MSK11[R/W] B,H,W 11111111 11111111		
002148 _H	IF2ARB21[R/W] B,H,W 00000000 00000000		IF2ARB11[R/W] B,H,W 00000000 00000000		
00214C _H	IF2MCTR1[R/W] B,H,W 00000000 0---0000		-		
002150 _H	IF2DTA11[R/W] B,H,W 00000000 00000000		IF2DTA21[R/W] B,H,W 00000000 00000000		
002154 _H	IF2DTB11[R/W] B,H,W 00000000 00000000		IF2DTB21[R/W] B,H,W 00000000 00000000		
002158 _H , 00215C _H	-		-		
002160 _H , 002164 _H	Reserved (IF2 data mirror)				
002168 _H 00217C _H	-		-		
002180 _H	TREQR21[R] B,H,W 00000000 00000000		TREQR11[R] B,H,W 00000000 00000000		
002184 _H	TREQR41[R] B,H,W 00000000 00000000		TREQR31[R] B,H,W 00000000 00000000		
002188 _H	-		-		
00218C _H	-		-		
002190 _H	NEWDT21[R] B,H,W 00000000 00000000		NEWDT11[R] B,H,W 00000000 00000000		
002194 _H	NEWDT41[R] B,H,W 00000000 00000000		NEWDT31[R] B,H,W 00000000 00000000		
002198 _H	-		-		
00219C _H	-		-		
0021A0 _H	INTPND21[R] B,H,W 00000000 00000000		INTPND11[R] B,H,W 00000000 00000000		
0021A4 _H	INTPND41[R] B,H,W 00000000 00000000		INTPND31[R] B,H,W 00000000 00000000		
0021A8 _H	-		-		
0021AC _H	-		-		
0021B0 _H	MSGVAL21[R] B,H,W 00000000 00000000		MSGVAL11[R] B,H,W 00000000 00000000		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00300 _{C_H}	TEAR0X[R] B,H,W 000----- -0000000 00000000				XBS RAM diagnosis register
003010 _H	TEAR1X[R] B,H,W 000----- -0000000 00000000				
003014 _H	TEAR2X[R] B,H,W 000----- -0000000 00000000				
003018 _H	TAEARX[R/W] B,H,W -1011111 11111111		TASARX[R/W] B,H,W -0000000 00000000		
00301C _H	TFECRX[R/W] B,H,W ----0000	TICRX[R/W] B,H,W ----0000	TTCRX[R/W] B,H,W -----00 00001100		
003020 _H	TSRCRX[R/W] B,H,W 0-----	-	-	TKCCRX[R/W] B,H,W 00----00	
003024 _H	SEEARA[R] B,H,W --000000 00000000		DEEARA[R] B,H,W --000000 00000000		Backup RAM ECC control register
003028 _H	EECSRA[R/W] B,H,W ----00-0	-	EFEARA[R/W] B,H,W --000000 00000000		
00302C _H	-	EFECRA[R/W] B,H,W -----0 00000000 00000000			
003030 _H	TEAR0A[R] B,H,W 000-----000 00000000				Backup RAM diagnosis register
003034 _H	TEAR1A[R] B,H,W 000-----000 00000000				
003038 _H	TEAR2A[R] B,H,W 000-----000 00000000				
00303C _H	TAEARA[R/W] B,H,W -----111 11111111		TASARA[R/W] B,H,W -----000 00000000		
003040 _H	TFECRA[R/W] B,H,W ----0000	TICRA[R/W] B,H,W ----0000	TTCRA[R/W] B,H,W -----00 00001100		
003044 _H	TSRCRA[R/W] B,H,W 0-----	-	-	TKCCRA[R/W] B,H,W 00----00	
003048 _H 0030FC _H	-	-	-	-	Reserved
003100 _H	BUSDIGSR0[R/W] H,W 00000000 0----00		BUSDIGSR1[R/W] H,W 00000000 0----00		Bus diagnosis
003104 _H	BUSDIGSR2[R/W] H,W 00000000 0----00		BUSTSTR0[R/W] H,W 00--0000 00000000		
003108 _H	BUSADR0[R] W 00000000 00000000 00000000 00000000				
00310C _H	BUSADR1[R] W 00000000 00000000 00000000 00000000				
003110 _H	BUSADR2[R] W 00000000 00000000 00000000 00000000				
003114 _H	-		BUSDIGSR3[R/W] H,W 00000000 0----00		
003118 _H	BUSDIGSR4[R/W] H,W 00000000 0----00		BUSTSTR1[R/W] H,W 00--0000 00000000		
00311C _H	-				
003120 _H	BUSADR3[R] W 00000000 00000000 00000000 00000000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
003124 _H	BUSADR4[R] W 00000000 00000000 00000000 00000000				Bus diagnosis
003128 _H 003FFC _H	-	-	-	-	Reserved
004000 _H 005FFC _H	Backup RAM				Backup RAM area
006000 _H 00CFFC _H	-	-	-	-	Reserved
00D000 _H	CIF0[R] W 00000100 11111111 01011011 11111111				FlexRay CIF
00D004 _H	CIF1[R/W] W 00000000 -----0 -0000000 -----				
00D008 _H 00D00C _H	-	-	-	-	Reserved
00D010 _H	-				FlexRay GIF
00D014 _H	-				
00D018 _H	-	-	-	-	
00D01C _H	LCK[R/W] W -----00000000				
00D020 _H	EIR[R/W] W ----000 ----000 ----0000 00000000				FlexRay INT
00D024 _H	SIR[R/W] W ----00 ----00 00000000 00000000				
00D028 _H	EILS[R/W] W ----000 ----000 ----0000 00000000				
00D02C _H	SILS[R/W] W ----11 ----11 11111111 11111111				
00D030 _H	EIES[R/W] W ----000 ----000 ----0000 00000000				
00D034 _H	EIER[R/W] W ----000 ----000 ----0000 00000000				
00D038 _H	SIES[R/W] W ----00 ----00 00000000 00000000				
00D03C _H	SIER[R/W] W ----00 ----00 00000000 00000000				
00D040 _H	ILE[R/W] W -----00				
00D044 _H	T0C[R/W] W --000000 00000000 -0000000 -----00				
00D048 _H	T1C[R/W] W --000000 00000010 -----00				
00D04C _H	STPW1[R/W] W --000000 00000000 --000000 -0000000				
00D050 _H	STPW2[R] W ----000 00000000 ----000 00000000				
00D054 _H 00D07C _H	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D33C _H	NDAT4[R] W 00000000 00000000 00000000 00000000				FlexRay MHD
00D340 _H	MBSC1[R] W 00000000 00000000 00000000 00000000				
00D344 _H	MBSC2[R] W 00000000 00000000 00000000 00000000				
00D348 _H	MBSC3[R] W 00000000 00000000 00000000 00000000				
00D34C _H	MBSC4[R] W 00000000 00000000 00000000 00000000				
00D350 _H 00D3EC _H	-				Reserved
00D3F0 _H	CREL[R] W 00010000 00111001 00000010 00000110				FlexRay GIF
00D3F4 _H	ENDN[R] W 10000111 01100101 01000011 00100001				
00D3F8 _H 00D3FC _H	-				Reserved
00D400 _H 00D4FC _H	WRDSn[1-64][R/W] W 00000000 00000000 00000000 00000000				FlexRay IBF
00D500 _H	WRHS1[R/W] W --000000 -00000000 ----000 00000000				
00D504 _H	WRHS2[R/W] W -----00000000 ----000 00000000				
00D508 _H	WRHS3[R/W] W -----00000000 ----000 00000000				
00D50C _H	-				
00D510 _H	IBCM[R/W] W -----00 -----000				
00D514 _H	IBCR[R/W] W 0-----0000000 0-----0000000				
00D518 _H 00D5FC _H	-				Reserved
00D600 _H 00D6FC _H	RDDS _n [1-64][R] W 00000000 00000000 00000000 00000000				FlexRay OBF
00D700 _H	RDHS1[R] W --000000 -00000000 ----000 00000000				
00D704 _H	RDHS2[R] W -0000000 -00000000 ----000 00000000				
00D708 _H	RDHS3[R] W --000000 --000000 ----000 00000000				
00D70C _H	MBS[R] W --000000 --000000 00-000000 00000000				
00D710 _H	OBCM[R/W] W -----00 -----00				
00D714 _H	OBCR[R/W] W -----0000000 0-----00 -0000000				
00D718 _H 00D7FC _H	-				Reserved

(4-1-5) When the serial chip select is used (SCSCR:CSSEN=1)

- Serial clock output signal detect level "H"(SMR,SCSFR:SCINV=0)
- Serial chip select inactive level "H"(SCSCR,SCSFR:CSLVL=1)

(T_A: Recommended operating conditions, V_{CC}=5.0V±10%, V_{SS}=AV_{SS}=0.0V)




Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↓ ⇒ SCK ↓ setup time	t _{CSSU}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode C _L =50pF	t _{CSSU} ^{*1} +0	t _{CSSU} ^{*1} +50	ns	
SCK ↑ ⇒ SCS ↑ hold time	t _{CSHI}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		t _{CSHD} ^{*2} -50	t _{CSHD} ^{*2} +0	ns	
SCS deselect time	t _{CSDI}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		-50+5t _{CPP} ^{*3} +t _{CSDS} ^{*3}	+50+5t _{CPP} ^{*3} +t _{CSDS} ^{*3}	ns	
SCS ↓ ⇒ SCK ↓ setup time	t _{CSSE}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Slave mode C _L =50pF	3t _{CPP} +30	-	ns	
SCK ↑ ⇒ SCS ↑ hold time	t _{CSHE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		0	-	ns	
SCS deselect time	t _{CSDE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		3t _{CPP} +30	-	ns	
SCS ↓ ⇒ SOT delay time	t _{DSE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1, SOT0 to SOT4, SOT3_1,SOT4_1		-	40	ns	
SCS ↑ ⇒ SOT delay time	t _{DEE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1, SOT0 to SOT4, SOT3_1,SOT4_1		0	-	ns	
SCK ↓ ⇒ SCS ↓ clock switch time	t _{SCC}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode round operation C _L =50pF	3t _{CPP} +0	3t _{CPP} +50	ns	

*1: t_{CSSU}=SCSTR:CSSU7-0 × Serial chip select timing operation clock


*2: t_{CSHD}=SCSTR:CSHD7-0 × Serial chip select timing operation clock

*3: t_{CSDS}=SCSTR:CSDS15-0 × Serial chip select timing operation clock
For details of *1, *2 and *3 above, see Hardware Manual.

- Notes:
- This is the AC characteristic in CLK synchronized mode.
 - C_L is the load capacitance applied to pins during testing.
 - The maximum baud rate is limited by the internal operation clock used and other parameters.
See Hardware Manual for details.



External bus I/F (synchronous mode, read operation, and multiplex mode) timing



External bus I/F (synchronous mode, read operation, and split mode) timing

