

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFL

Product Status	Not For New Designs
Core Processor	C166SV2
Core Size	16/32-Bit
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SPI, SSC, UART/USART, USI
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	118
Program Memory Size	1.6MB (1.6M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	138K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-144-13
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc2288h200f100labkxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Summary of Features

16/32-Bit Single-Chip Microcontroller with 32-Bit Performance

XC228xH (XC2000 Family)

1 Summary of Features


For a quick overview and easy reference, the features of the XC228xH are summarized here.

- High-performance CPU with five-stage pipeline and MPU
 - 10 ns instruction cycle @ 100 MHz CPU clock (single-cycle execution)
 - One-cycle 32-bit addition and subtraction with 40-bit result
 - One-cycle multiplication (16 × 16 bit)
 - Background division (32 / 16 bit) in 21 cycles
 - One-cycle multiply-and-accumulate (MAC) instructions
 - Enhanced Boolean bit manipulation facilities
 - Zero-cycle jump execution
 - Additional instructions to support HLL and operating systems
 - Register-based design with multiple variable register banks
 - Fast context switching support with two additional local register banks
 - 16 Mbytes total linear address space for code and data
 - 1,024 Bytes on-chip special function register area (C166 Family compatible)
 Integrated Memory Protection Unit (MPU)
- Interrupt system with 16 priority levels providing 112 interrupt nodes
 - Selectable external inputs for interrupt generation and wake-up
 - Fastest sample-rate 10 ns
- Eight-channel interrupt-driven single-cycle data transfer with Peripheral Event Controller (PEC), 24-bit pointers cover total address space
- Clock generation from internal or external clock sources, using on-chip PLL or prescaler
- Hardware CRC-Checker with Programmable Polynomial to Supervise On-Chip Memory Areas
- On-chip memory modules
 - 8 Kbytes on-chip stand-by RAM (SBRAM)
 - 2 Kbytes on-chip dual-port RAM (DPRAM)
 - 24 Kbytes on-chip data SRAM (DSRAM)
 - Up to 112 Kbytes on-chip program/data SRAM (PSRAM)
 - Up to 1,600 Kbytes on-chip program memory (Flash memory)
 - Memory content protection through Error Correction Code (ECC)



Summary of Features

The XC228xH types are offered with several PSRAM memory sizes. Figure 1 shows the allocation rules. For example 80 Kbytes of PSRAM will be allocated at E0'0000h-E1'3FFFh.





General Device Information

Table 6 Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function				
5	P8.4	O0 / I	St/B	Bit 4 of Port 8, General Purpose Input/Output				
	CCU60_COU T61	O1	St/B	CCU60 Channel 1 Output				
	CCU62_CC6 1	O2	St/B	CCU62 Channel 1 Output				
	CC1_CC2	O3	St/B	CC1 Channel 2 Output				
	TMS_D	IH	St/B	JTAG Test Mode Selection Input If JTAG pos. D is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it.				
	CCU62_CC6 1INB	1	St/B	CCU62 Channel 1 Input				
	U4C1_DX1A	I	St/B	USIC4 Channel 1 Shift Clock Input				
6	TRST	1	In/B	Test-System Reset Input For normal system operation, pin TRST should be held low. A high level at this pin at the rising edge of PORST activates the XC228xH's debug system. In this case, pin TRST must be driven low once to reset the debug system. An internal pull-down device will hold this pin low when nothing is driving it.				
7	P8.3	O0 / I	St/B	Bit 3 of Port 8, General Purpose Input/Output				
	CCU60_COU T60	O1	St/B	CCU60 Channel 0 Output				
	CCU62_CC6 0	O2	St/B	CCU62 Channel 0 Output				
	U4C1_SELO 0	O3	St/B	USIC4 Channel 1 Select/Control 0 Output				
	TDI_D	IH	St/B	JTAG Test Data Input If JTAG pos. D is selected during start-up, an internal pull-up device will hold this pin low when nothing is driving it.				
	CCU62_CC6 0INB	I	St/B	CCU62 Channel 0 Input				



General Device Information

PinSymbolCtrl.TypeFunction52P2.1100 / ISt/BBit 11 of Port 2, General Purpose Input/OutputU0C0_SEL001St/BUSIC0 Channel 0 Select/Control 2 Output202St/BUSIC0 Channel 1 Select/Control 2 OutputU0C1_SEL002St/BUSIC3 Channel 1 Shift Data Output3U3C1_DOUT03St/BUSIC3 Channel 1 Shift Data OutputBHE/WRHOHSt/BExternal Bus Interf. High-Byte Control OutputCan operate either as Byte High Enable (BHE) or as Write strobe for High Byte (WRH).53P11.500 / ISt/BCU61_CC6O1St/BCCU61 Channel 0 OutputCCU61_CC0U02St/BCCU61 Channel 0 OutputCCU61_CC0U02St/BCCU61 Channel 3 OutputT63U3C1_DX2BISt/BUSIC3 Channel 1 Shift Control 1 Output1CCU61_CC6ISt/BUSIC3 Channel 1 Shift Control InputU3C1_DX2BISt/BUSIC3 Channel 1 Shift Control Input55P2.000 / ISt/BUSIC3 Channel 1 Shift Control Input55P2.000 / ISt/BBit 0 of Port 2, General Purpose Input/Output56P2.000 / ISt/BCCU63 Channel 0 Shift Control Input57P2.000 / ISt/BCCU63 Channel 0 Output58RxDC0CISt/BCCU63 Channel 0 Output59P2.000 / ISt/BCCU63 Channel 0 Output50St/BCCU6	Table 6 Pin Definitions and Functions (cont'd)							
Image: String in the image:	Pin	Symbol	Ctrl.	Туре	Function			
2 Image: Second control is	52	P2.11	O0 / I	St/B	Bit 11 of Port 2, General Purpose Input/Output			
2 Ist of the second state		-	O1	St/B	USIC0 Channel 0 Select/Control 2 Output			
BHE/WRHOHSt/BExternal Bus Interf. High-Byte Control Output Can operate either as Byte High Enable (BHE) or as Write strobe for High Byte (WRH).53P11.5O0 / ISt/BBit 5 of Port 11, General Purpose Input/Output53CCU61_CCC6O1St/BCCU61 Channel 0 OutputCCU61_COUO2St/BCCU61 Channel 3 OutputT63U3C1_SELOO3St/BUSIC3 Channel 1 Select/Control 1 OutputU3C1_SELOO3St/BUSIC3 Channel 1 Select/Control 1 OutputU3C1_DX2BISt/BUSIC3 Channel 1 Shift Control InputU4C0_DX2AISt/BUSIC4 Channel 0 Shift Control Input55P2.0O0 / ISt/BBit 0 of Port 2, General Purpose Input/OutputTxDC5O1St/BCCU63 Channel 0 OutputCCU63_CC6O2St/BCCU63 Channel 0 OutputAD13OH / IHSt/BExternal Bus Interface Address/Data Line 13RxDC0CISt/BCAN Node 0 Receive Data InputCCU63_CC6ISt/BCCU63 Channel 0 Input		_	O2	St/B	USIC0 Channel 1 Select/Control 2 Output			
Standard Standard Can operate either as Byte High Enable (BHE) or as Write strobe for High Byte (WRH). 53 P11.5 O0 / I St/B Bit 5 of Port 11, General Purpose Input/Output CCU61_CC6 O1 St/B CCU61 Channel 0 Output CCU61_COU CCU61_CC0U O2 St/B CCU61 Channel 3 Output CCU61_COU U3C1_SELO O3 St/B USIC3 Channel 1 Select/Control 1 Output 1 CCU61_CC6 I St/B CCU61 Channel 0 Input U3C1_DZB I St/B USIC3 Channel 1 Shift Control Input U4C0_DX2A I St/B USIC4 Channel 0 Shift Control Input U4C0_DX2A I St/B USIC4 Channel 0 Shift Control Input 55 P2.0 O0 / I St/B Bit 0 of Port 2, General Purpose Input/Output TxDC5 O1 St/B CCU63 Channel 0 Output CCU63_CC6 0 AD13 OH / I St/B External Bus Interface Address/Data Line 13 RxDC0C I St/B CAN Node 0 Receive Data Input CCU63_CC6 I St/B CCU63 Channel 0 Input		U3C1_DOUT	O3	St/B	USIC3 Channel 1 Shift Data Output			
CCU61_CC6 0O1St/BCCU61 Channel 0 OutputCCU61_COU T63O2St/BCCU61 Channel 3 OutputU3C1_SELO 1O3St/BUSIC3 Channel 1 Select/Control 1 OutputCCU61_CC6 0INBISt/BCCU61 Channel 0 InputU3C1_DX2BISt/BUSIC3 Channel 1 Shift Control InputU3C1_DX2BISt/BUSIC3 Channel 1 Shift Control InputU3C1_DX2AISt/BUSIC4 Channel 0 Shift Control InputU4C0_DX2AISt/BUSIC4 Channel 0 Shift Control Input55P2.0O0 / ISt/BBit 0 of Port 2, General Purpose Input/OutputTxDC5O1St/BCCU63 Channel 0 OutputCCU63_CC6 0O2St/BCCU63 Channel 0 OutputAD13OH / IHSt/BExternal Bus Interface Address/Data Line 13RxDC0CISt/BCAN Node 0 Receive Data InputCCU63_CC6 0INBISt/BCCU63 Channel 0 Input		BHE/WRH	ОН	St/B	Can operate either as Byte High Enable (BHE) or			
0CCU61_COU T63O2St/BCCU61 Channel 3 Output163O3St/BUSIC3 Channel 1 Select/Control 1 Output1CCU61_CC6ISt/BCCU61 Channel 0 Input000/1St/BUSIC3 Channel 1 Shift Control Input01NBISt/BUSIC3 Channel 1 Shift Control Input03C1_DX2BISt/BUSIC3 Channel 1 Shift Control Input04C0_DX2AISt/BUSIC4 Channel 0 Shift Control Input55P2.0O0 / ISt/BBit 0 of Port 2, General Purpose Input/OutputTxDC5O1St/BCCU63 Channel 0 OutputCCU63_CC6O2St/BCCU63 Channel 0 OutputAD13OH / IHSt/BExternal Bus Interface Address/Data Line 13RxDC0CISt/BCAN Node 0 Receive Data InputCCU63_CC6ISt/BCCU63 Channel 0 Input	53	P11.5	O0 / I	St/B	Bit 5 of Port 11, General Purpose Input/Output			
T63Image: Constraint of the stress of the stres		_	O1	St/B	CCU61 Channel 0 Output			
1 - - CCU61_CC6 I St/B CCU61 Channel 0 Input U3C1_DX2B I St/B USIC3 Channel 1 Shift Control Input U4C0_DX2A I St/B USIC4 Channel 0 Shift Control Input 55 P2.0 O0 / I St/B Bit 0 of Port 2, General Purpose Input/Output TxDC5 O1 St/B CAN Node 5 Transmit Data Output CCU63_CC6 O2 St/B CCU63 Channel 0 Output AD13 OH / St/B External Bus Interface Address/Data Line 13 RxDC0C I St/B CCU63 Channel 0 Input OlNB I St/B CCU63 Channel 0 Input		_	O2	St/B	CCU61 Channel 3 Output			
0INB 0INB 0INB U3C1_DX2B I St/B USIC3 Channel 1 Shift Control Input U4C0_DX2A I St/B USIC4 Channel 0 Shift Control Input 55 P2.0 O0 / I St/B Bit 0 of Port 2, General Purpose Input/Output TxDC5 O1 St/B CAN Node 5 Transmit Data Output CCU63_CC6 O2 St/B CCU63 Channel 0 Output AD13 OH / IH St/B External Bus Interface Address/Data Line 13 RxDC0C I St/B CCU63 Channel 0 Input OINB I St/B CCU63 Channel 0 Input		-	O3	St/B	USIC3 Channel 1 Select/Control 1 Output			
U4C0_DX2A I St/B USIC4 Channel 0 Shift Control Input 55 P2.0 O0 / I St/B Bit 0 of Port 2, General Purpose Input/Output TxDC5 O1 St/B CAN Node 5 Transmit Data Output CCU63_CC6 O2 St/B CCU63 Channel 0 Output AD13 OH / IH St/B External Bus Interface Address/Data Line 13 RxDC0C I St/B CCU63 Channel 0 Input OU8B I St/B CCU63 Channel 0 Input		_	I	St/B	CCU61 Channel 0 Input			
55 P2.0 O0 / I St/B Bit 0 of Port 2, General Purpose Input/Output TxDC5 O1 St/B CAN Node 5 Transmit Data Output CCU63_CC6 O2 St/B CCU63 Channel 0 Output AD13 OH / IH St/B External Bus Interface Address/Data Line 13 RxDC0C I St/B CAN Node 0 Receive Data Input CCU63_CC6 I St/B CCU63 Channel 0 Input		U3C1_DX2B	I	St/B	USIC3 Channel 1 Shift Control Input			
TxDC5O1St/BCAN Node 5 Transmit Data OutputCCU63_CC6O2St/BCCU63 Channel 0 OutputAD13OH / IHSt/BExternal Bus Interface Address/Data Line 13RxDC0CISt/BCAN Node 0 Receive Data InputCCU63_CC6ISt/BCCU63 Channel 0 Input		U4C0_DX2A	I	St/B	USIC4 Channel 0 Shift Control Input			
CCU63_CC6 0O2St/BCCU63 Channel 0 OutputAD13OH / IHSt/BExternal Bus Interface Address/Data Line 13RxDC0CISt/BCAN Node 0 Receive Data InputCCU63_CC6 0INBISt/BCCU63 Channel 0 Input	55	P2.0	O0 / I	St/B	Bit 0 of Port 2, General Purpose Input/Output			
0 AD13 OH / IH St/B External Bus Interface Address/Data Line 13 RxDC0C I St/B CAN Node 0 Receive Data Input CCU63_CC6 I St/B CCU63 Channel 0 Input		TxDC5	01	St/B	CAN Node 5 Transmit Data Output			
IH IH RxDC0C I St/B CAN Node 0 Receive Data Input CCU63_CC6 I OINB St/B CCU63 Channel 0 Input			O2	St/B	CCU63 Channel 0 Output			
CCU63_CC6 I St/B CCU63 Channel 0 Input		AD13		St/B	External Bus Interface Address/Data Line 13			
		RxDC0C	I	St/B	CAN Node 0 Receive Data Input			
T5INB I St/B GPT12E Timer T5 Count/Gate Input		_	I	St/B	CCU63 Channel 0 Input			
		T5INB	I	St/B	GPT12E Timer T5 Count/Gate Input			



XC2288H, XC2289H XC2000 Family / High Line

General Device Information

Table 6 Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function		
59	P11.3	O0 / I	St/B	Bit 3 of Port 11, General Purpose Input/Output		
	CCU61_COU T63	O1	St/B	CCU61 Channel 3 Output		
	CCU61_COU T62	O2	St/B	CCU61 Channel 2 Output		
	TxDC5	O3	St/B	CAN Node 5 Transmit Data Input		
	CCU61_T13 HRF	1	St/B	External Run Control Input for T13 of CCU61		
	U4C0_DX1A	I	St/B	USIC4 Channel 0 Shift Clock Input		
60	P4.0	O0 / I	St/B	Bit 0 of Port 4, General Purpose Input/Output		
	CC2_CC24	O3 / I	St/B	CAPCOM2 CC24IO Capture Inp./ Compare Out.		
	CS0	ОН	St/B	External Bus Interface Chip Select 0 Output		
61	P2.3	O0 / I	St/B	Bit 3 of Port 2, General Purpose Input/Output		
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output		
	CCU63_COU T63	O2	St/B	CCU63 Channel 3 Output		
	CC2_CC16	O3 / I	St/B	CAPCOM2 CC16IO Capture Inp./ Compare Out.		
	A16	OH	St/B	External Bus Interface Address Line 16		
	ESR2_0	I	St/B	ESR2 Trigger Input 0		
	U0C0_DX0E	I	St/B	USIC0 Channel 0 Shift Data Input		
	U0C1_DX0D	I	St/B	USIC0 Channel 1 Shift Data Input		
	RxDC0A	I	St/B	CAN Node 0 Receive Data Input		
62	P11.2	O0 / I	St/B	Bit 2 of Port 11, General Purpose Input/Output		
	CCU61_CC6 1	O1	St/B	CCU61 Channel 1 Output		
	U3C1_DOUT	O2	St/B	USIC3 Channel 1 Shift Data Output		
	U4C0_SELO 1	O3	St/B	USIC4 Channel 0 Select/Control 1 Output		
	CCU63_CCP OS2A	1	St/B	CCU63 Position Input 2		
	CCU61_CC6 1INB	1	St/B	CCU61 Channel 1 Input		



XC2288H, XC2289H XC2000 Family / High Line

General Device Information

Table 6 Pin Definitions and Functions (cont'd)							
Pin	Symbol	Ctrl.	Туре	Function			
81	P4.7	O0 / I	St/B	Bit 7 of Port 4, General Purpose Input/Output			
	CC2_CC31	O3 / I	St/B	CAPCOM2 CC31IO Capture Inp./ Compare Out.			
	T4EUDA	I	St/B	GPT12E Timer T4 External Up/Down Control Input			
	CCU61_CCP OS2A	1	St/B	CCU61 Position Input 2			
82	P2.9	O0 / I	St/B	Bit 9 of Port 2, General Purpose Input/Output			
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output			
	TxDC1	02	St/B	CAN Node 1 Transmit Data Output			
	CC2_CC22	O3 / I	St/B	CAPCOM2 CC22IO Capture Inp./ Compare Out.			
	A22	ОН	St/B	External Bus Interface Address Line 22			
	CLKIN1	I	St/B	Clock Signal Input 1			
	TCK_A	IH	St/B	DAP0/JTAG Clock Input If JTAG pos. A is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it. If DAP pos. 0 is selected during start-up, an internal pull-down device will hold this pin low when nothing is driving it.			
83	P0.2	O0 / I	St/B	Bit 2 of Port 0, General Purpose Input/Output			
	U1C0_SCLK OUT	O1	St/B	USIC1 Channel 0 Shift Clock Output			
	TxDC0	O2	St/B	CAN Node 0 Transmit Data Output			
	CCU61_CC6 2	O3	St/B	CCU61 Channel 2 Output			
	A2	ОН	St/B	External Bus Interface Address Line 2			
	U1C0_DX1B	Ι	St/B	USIC1 Channel 0 Shift Clock Input			
	CCU61_CC6 2INA	1	St/B	CCU61 Channel 2 Input			



XC2288H, XC2289H XC2000 Family / High Line

General Device Information

Table 6 Pin Definitions and Functions (cont'd)				
Pin	Symbol	Ctrl.	Туре	Function
90	P0.4	O0 / I	St/B	Bit 4 of Port 0, General Purpose Input/Output
	U1C1_SELO 0	O1	St/B	USIC1 Channel 1 Select/Control 0 Output
	U1C0_SELO 1	O2	St/B	USIC1 Channel 0 Select/Control 1 Output
	CCU61_COU T61	O3	St/B	CCU61 Channel 1 Output
	A4	ОН	St/B	External Bus Interface Address Line 4
	U1C1_DX2A	I	St/B	USIC1 Channel 1 Shift Control Input
	RxDC1B	I	St/B	CAN Node 1 Receive Data Input
	ESR2_8	I	St/B	ESR2 Trigger Input 8
92	P2.13	O0 / I	St/B	Bit 13 of Port 2, General Purpose Input/Output
	U2C1_SELO 2	O1	St/B	USIC2 Channel 1 Select/Control 2 Output
	U4C0_DOUT	O3	St/B	USIC4 Channel 0 Shift Data Output
	U4C0_DX0E	I	St/B	USIC4 Channel 0 Shift Data Input
	RxDC2D	I	St/B	CAN Node 2 Receive Data Input
93	P3.2	O0 / I	St/B	Bit 2 of Port 3, General Purpose Input/Output
	U2C0_SCLK OUT	O1	St/B	USIC2 Channel 0 Shift Clock Output
	TxDC3	02	St/B	CAN Node 3 Transmit Data Output
	U2C0_DX1B	I	St/B	USIC2 Channel 0 Shift Clock Input
94	P2.10	O0 / I	St/B	Bit 10 of Port 2, General Purpose Input/Output
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output
	U0C0_SELO 3	O2	St/B	USIC0 Channel 0 Select/Control 3 Output
	CC2_CC23	O3 / I	St/B	CAPCOM2 CC23IO Capture Inp./ Compare Out.
	A23	ОН	St/B	External Bus Interface Address Line 23
	U0C1_DX0E	I	St/B	USIC0 Channel 1 Shift Data Input
	CAPINA	I	St/B	GPT12E Register CAPREL Capture Input
	U3C1_DX0A	I	St/B	USIC3 Channel 1 Shift Data Input



. . .

General Device Information

Table 6Pin Definitions and Functions (cont'd)									
Pin	Symbol	Ctrl.	Туре	Function					
14, 54, 91, 127	V _{DDI1}	-	PS/1	Digital Core Supply Voltage for Domain 1 Decouple with a ceramic capacitor, see Data Sheet for details. All V_{DDI1} pins must be connected to each other.					
20	V _{DDPA}	-	PS/A	Digital Pad Supply Voltage for Domain A Connect decoupling capacitors to adjacent V_{DDP}/V_{SS} pin pairs as close as possible to the pins Note: The A/D_Converters and ports P5, P6 an P15 are fed from supply voltage V_{DDPA} .					
2, 36, 38, 72, 74, 108, 110, 144	V _{DDPB}	-	PS/B	Digital Pad Supply Voltage for Domain B Connect decoupling capacitors to adjacent $V_{\text{DDP}}/V_{\text{SS}}$ pin pairs as close as possible to the pins. Note: The on-chip voltage regulators and all ports except P5, P6 and P15 are fed from supply voltage V_{DDPB} .					
1, 37, 73, 109	V _{SS}	-	PS/	Digital Ground All V_{SS} pins must be connected to the ground-line or ground-plane. Note: Also the exposed pad is connected internally to V_{SS} . To improve the EMC behavior, it is recommended to connect the exposed pad to the board ground. For thermal aspects, please refer to the Data Sheet. Board layout examples are given in an application note.					

. ..

 To generate the reference clock output for bus timing measurement, f_{SYS} must be selected as source for EXTCLK and P2.8 must be selected as output pin. Also the high-speed clock pad must be enabled. This configuration is referred to as reference clock output signal CLKOUT.



Up to 24 Kbytes of on-chip Data SRAM (DSRAM) are used for storage of general user data. The DSRAM is accessed via a separate interface and is optimized for data access.

2 Kbytes of on-chip Dual-Port RAM (DPRAM) provide storage for user-defined variables, for the system stack, and for general purpose register banks. A register bank can consist of up to 16 word-wide (R0 to R15) and/or byte-wide (RL0, RH0, ..., RL7, RH7) General Purpose Registers (GPRs).

The upper 256 bytes of the DPRAM are directly bit addressable. When used by a GPR, any location in the DPRAM is bit addressable.

8 Kbytes of on-chip Stand-By SRAM (SBRAM) provide storage for system-relevant user data that must be preserved while the major part of the device is powered down. The SBRAM is accessed via a specific interface and is powered in domain M.

1024 bytes (2 × **512 bytes)** of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are word-wide registers which are used to control and monitor functions of the different on-chip units. Unused SFR addresses are reserved for future members of the XC2000 Family. In order to ensure upward compatibility they should either not be accessed or written with zeros.

In order to meet the requirements of designs where more memory is required than is available on chip, up to 12 Mbytes (approximately, see **Table 8**) of external RAM and/or ROM can be connected to the microcontroller. The External Bus Interface also provides access to external peripherals.

The on-chip Flash memory stores code, constant data, and control data. The 1,600 Kbytes of on-chip Flash memory consist of 1 module of 64 Kbytes (preferably for data storage) and 6 modules of 256 Kbytes. Each module is organized in 4-Kbyte sectors.

The uppermost 4-Kbyte sector of segment 0 (located in Flash module 0) is used internally to store operation control parameters and protection information.

Note: The actual size of the Flash memory depends on the chosen device type.

Each sector can be separately write protected¹⁾, erased and programmed (in blocks of 128 Bytes). The complete Flash area can be read-protected. A user-defined password sequence temporarily unlocks protected areas. The Flash modules combine 128-bit read access with protected and efficient writing algorithms for programming and erasing. Dynamic error correction provides extremely high read data security for all read access operations. Access to different Flash modules can be executed in parallel. For Flash parameters, please see Section 4.6.

¹⁾ To save control bits, sectors are clustered for protection purposes, they remain separate for programming/erasing.



3.4 Memory Protection Unit (MPU)

The XC228xH's Memory Protection Unit (MPU) protects user-specified memory areas from unauthorized read, write, or instruction fetch accesses. The MPU can protect the whole address space including the peripheral area. This completes established mechanisms such as the register security mechanism or stack overrun/underrun detection.

Four Protection Levels support flexible system programming where operating system, low level drivers, and applications run on separate levels. Each protection level permits different access restrictions for instructions and/or data.

Every access is checked (if the MPU is enabled) and an access violating the permission rules will be marked as invalid and leads to a protection trap.

A set of protection registers for each protection level specifies the address ranges and the access permissions. Applications requiring more than 4 protection levels can dynamically re-program the protection registers.

3.5 Memory Checker Module (MCHK)

The XC228xH's Memory Checker Module calculates a checksum (fractional polynomial division) on a block of data, often called Cyclic Redundancy Code (CRC). It is based on a 32-bit linear feedback shift register and may, therefore, also be used to generate pseudo-random numbers.

The Memory Checker Module is a 16-bit parallel input signature compression circuitry which enables error detection within a block of data stored in memory, registers, or communicated e.g. via serial communication lines. It reduces the probability of error masking due to repeated error patterns by calculating the signature of blocks of data.

The polynomial used for operation is configurable, so most of the commonly used polynomials may be used. Also, the block size for generating a CRC result is configurable via a local counter. An interrupt may be generated if testing the current data block reveals an error.

An autonomous CRC compare circuitry is included to enable redundant error detection, e.g. to enable higher safety integrity levels.

The Memory Checker Module provides enhanced fault detection (beyond parity or ECC) for data and instructions in volatile and non volatile memories. This is especially important for the safety and reliability of embedded systems.



MultiCAN Features

- CAN functionality conforming to CAN specification V2.0 B active for each CAN node (compliant to ISO 11898)
- Independent CAN nodes
- Set of independent message objects (shared by the CAN nodes)
- Dedicated control registers for each CAN node
- Data transfer rate up to 1 Mbit/s, individually programmable for each node
- · Flexible and powerful message transfer control and error handling capabilities
- Full-CAN functionality for message objects:
 - Can be assigned to one of the CAN nodes
 - Configurable as transmit or receive objects, or as message buffer FIFO
 - Handle 11-bit or 29-bit identifiers with programmable acceptance mask for filtering
 - Remote Monitoring Mode, and frame counter for monitoring
- Automatic Gateway Mode support
- 16 individually programmable interrupt nodes
- Analyzer mode for CAN bus monitoring



3.15 FlexRay[™] Protocol Controller (E-Ray)

The E-Ray module performs communication according to the FlexRay^{TM 1)} protocol specification V2.1. With maximum specified clock the bitrate can be programmed to values up to 10 Mbit/s. Additional bus driver (BD) hardware is required for connection to the physical layer.

Figure 13 shows a global view of the E-Ray interface.




Figure 13 General Block Diagram of the E-Ray Interface

The E-Ray module communicates with the external world via three I/O lines each channel. The RXDAx and RXDBx lines are the receive data input signals, TXDA and TXDB lines are the transmit output signals, and TXENA and TXENB the transmit enable signals.

¹⁾ FlexRay[™] is a trademark of the FlexRay Consortium.



3.16 System Timer

The System Timer consists of a programmable prescaler and two concatenated timers (10 bits and 6 bits). Both timers can generate interrupt requests. The clock source can be selected and the timers can also run during power reduction modes.

Therefore, the System Timer enables the software to maintain the current time for scheduling functions or for the implementation of a clock.

3.17 Watchdog Timer

The Watchdog Timer is one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after an application reset of the chip. It can be disabled and enabled at any time by executing the instructions DISWDT and ENWDT respectively. The software has to service the Watchdog Timer before it overflows. If this is not the case because of a hardware or software failure, the Watchdog Timer overflows, generating a prewarning interrupt and then a reset request.

The Watchdog Timer is a 16-bit timer clocked with the system clock divided by 16,384 or 256. The Watchdog Timer register is set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the Watchdog Timer is reloaded and the prescaler is cleared.

Time intervals between 3.2 μ s and 13.4 s can be monitored (@ 80 MHz).

Time intervals between 2.56 μ s and 10.71 s can be monitored (@ 100 MHz).

The default Watchdog Timer interval after power-up is 6.5 ms (@ 10 MHz).

3.18 Clock Generation

The Clock Generation Unit can generate the system clock signal f_{SYS} for the XC228xH from a number of external or internal clock sources:

- External clock signals with pad voltage or core voltage levels
- External crystal or resonator using the on-chip oscillator
- On-chip clock source for operation without crystal/resonator
- Wake-up clock (ultra-low-power) to further reduce power consumption

The programmable on-chip PLL with multiple prescalers generates a clock signal for maximum system performance from standard crystals, a clock input signal, or from the on-chip clock source. See also **Section 4.7.2**.

The Oscillator Watchdog (OWD) generates an interrupt if the crystal oscillator frequency falls below a certain limit or stops completely. In this case, the system can be supplied with an emergency clock to enable operation even after an external clock failure.

All available clock signals can be output on one of two selectable pins.



3.19 Parallel Ports

The XC228xH provides up to 119 I/O lines which are organized into 11 input/output ports and 2 input ports. All port lines are bit-addressable, and all input/output lines can be individually (bit-wise) configured via port control registers. This configuration selects the direction (input/output), push/pull or open-drain operation, activation of pull devices, and edge characteristics (shape) and driver characteristics (output current) of the port drivers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. During the internal reset, all port pins are configured as inputs without pull devices active.

All port lines have alternate input or output functions associated with them. These alternate functions can be programmed to be assigned to various port pins to support the best utilization for a given application. For this reason, certain functions appear several times in **Table 10**.

All port lines that are not used for alternate functions may be used as general purpose I/O lines.

Port	Width	I/O	Connected Modules
P0	8	I/O	EBC (A7A0), CCU6, USIC, CAN
P1	8	I/O	EBC (A15A8), CCU6, USIC
P2	14	I/O	EBC (READY, BHE, A23A16, AD15AD13, D15D13), CAN, CC2, GPT12E, USIC, DAP/JTAG
P3	8	I/O	CAN, USIC
P4	8	I/O	EBC (CS4CS0), CC2, CAN, GPT12E, USIC
P5	16	I	Analog Inputs, CCU6, DAP/JTAG, GPT12E, CAN, CC1
P6	4	I/O	ADC, CAN, GPT12E
P7	5	I/O	CAN, GPT12E, SCU, DAP/JTAG, CCU6, ADC, USIC
P8		I/O	CCU6, DAP/JTAG, CC1, USIC
P9	8	I/O	CCU6, DAP/JTAG, CAN, ERAY, CC1
P10	16	I/O	EBC (ALE, RD, WR, AD12AD0, D12D0), CCU6, USIC, DAP/JTAG, CAN, ERAY
P11	6	I/O	CCU6, USIC, CAN
P15	8	I	Analog Inputs, GPT12E

Table 10Summary of the XC228xH's Ports



The timing in the AC Characteristics refers to TCSs. Timing must be calculated using the minimum TCS possible under the given circumstances.

The actual minimum value for TCS depends on the jitter of the PLL. Because the PLL is constantly adjusting its output frequency to correspond to the input frequency (from crystal or oscillator), the accumulated jitter is limited. This means that the relative deviation for periods of more than one TCS is lower than for a single TCS (see formulas and Figure 21).

This is especially important for bus cycles using waitstates and for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible.

The value of the accumulated PLL jitter depends on the number of consecutive VCO output cycles within the respective timeframe. The VCO output clock is divided by the output prescaler K2 to generate the system clock signal f_{SYS} . The number of VCO cycles is K2 × **T**, where **T** is the number of consecutive f_{SYS} cycles (TCS).

The maximum accumulated jitter (long-term jitter) D_{Tmax} is defined by:

 D_{Tmax} [ns] = ±(220 / (K2 × f_{SYS}) + 4.3)

This maximum value is applicable, if either the number of clock cycles T > (f_{SYS} / 1.2) or the prescaler value K2 > 17.

In all other cases for a timeframe of $\mathbf{T} \times TCS$ the accumulated jitter D_T is determined by:

 D_{T} [ns] = $D_{Tmax} \times [(1 - 0.058 \times K2) \times (T - 1) / (0.83 \times f_{SYS} - 1) + 0.058 \times K2]$

 f_{SYS} in [MHz] in all formulas.

Example, for a period of 3 TCSs @ 33 MHz and K2 = 4:

 $D_{max} = \pm (220 / (4 \times 33) + 4.3) = 5.97$ ns (Not applicable directly in this case!)

 $D_3 = 5.97 \times [(1 - 0.058 \times 4) \times (3 - 1) / (0.83 \times 33 - 1) + 0.058 \times 4]$

= 5.97 × [0.768 × 2 / 26.39 + 0.232]

Example, for a period of 3 TCSs @ 33 MHz and K2 = 2:

 $D_{max} = \pm (220 / (2 \times 33) + 4.3) = 7.63$ ns (Not applicable directly in this case!)

 $\begin{array}{l} \mathsf{D}_3 = 7.63 \times [(1 - 0.058 \times 2) \times (3 - 1) \ / \ (0.83 \times 33 - 1) + 0.058 \times 2] \\ = 7.63 \times [0.884 \times 2 \ / \ 26.39 + 0.116] \end{array}$



XC2288H, XC2289H XC2000 Family / High Line

Electrical Parameters




Figure 24 Multiplexed Bus Cycle



Table 36 USIC SSC Master Mode Timing for Lower Voltage Range

Parameter	Symbol		Values	;	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Slave select output SELO active to first SCLKOUT transmit edge	t ₁ CC	t _{SYS} - 10 ¹⁾	-	-	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t ₂ CC	t _{SYS} - 9 ¹⁾	-	-	ns	
Data output DOUT valid time	t ₃ CC	-7	-	11	ns	
Receive data input setup time to SCLKOUT receive edge	t ₄ SR	40	-	-	ns	
Data input DX0 hold time from SCLKOUT receive edge	t ₅ SR	-5	-	-	ns	

1) $t_{SYS} = 1 / f_{SYS}$

Table 37 is valid under the following conditions: $C_L = 20 \text{ pF}$; *SSC*= slave ; voltage_range= upper

Table 37 USIC SSC Slave Mode Timing for Upper Voltage Range

			-	-	-	
Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.	-	Test Condition
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	<i>t</i> ₁₀ SR	7	-	-	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	<i>t</i> ₁₁ SR	7	-	-	ns	
Receive data input setup time to shift clock receive edge ¹⁾	<i>t</i> ₁₂ SR	7	-	-	ns	



Table 41 is valid under the following conditions: $C_L = 20 \text{ pF}$; voltage_range= lower


Parameter	Symbol		Values	5	Unit	Note /
		Min.	Тур.	Max.		Test Condition
DAP0 clock period ¹⁾	<i>t</i> ₁₁ SR	25	-	_	ns	
DAP0 high time	t ₁₂ SR	8	-	_	ns	
DAP0 low time ¹⁾	t ₁₃ SR	8	-	-	ns	
DAP0 clock rise time	t ₁₄ SR	-	-	4	ns	
DAP0 clock fall time	t ₁₅ SR	-	-	4	ns	
DAP1 setup to DAP0 rising edge	<i>t</i> ₁₆ SR	3	-	-	ns	pad_type= high speed ²⁾
		6	-	-	ns	pad_type= stan dard
DAP1 hold after DAP0 rising edge	<i>t</i> ₁₇ SR	4	-	-	ns	pad_type= high speed ²⁾
		6	-	-	ns	pad_type= stan dard
DAP1 valid per DAP0 clock period ³⁾	<i>t</i> ₁₉ CC	19	21	-	ns	pad_type= high speed ²⁾
		12	17	-	ns	pad_type= stan dard

 Table 41
 DAP Interface Timing for Lower Voltage Range

1) See the DAP chapter for clock rate restrictions in the Active::IDLE protocol state.

2) Available high speed pins can be found in the pin definitions table in chapter 2.

3) The Host has to find a suitable sampling point by analyzing the sync telegram response.







		•		0	•	,
Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
TCK low time	t ₃ SR	16	-	-	ns	
TCK clock rise time	t ₄ SR	-	_	8	ns	
TCK clock fall time	t ₅ SR	-	_	8	ns	
TDI/TMS setup to TCK rising edge	t ₆ SR	6	-	-	ns	
TDI/TMS hold after TCK rising edge	t ₇ SR	6	-	-	ns	
TDO valid from TCK falling edge (propagation delay) ²⁾	t ₈ CC	-	25	29	ns	
TDO high impedance to valid output from TCK falling edge ³⁾²⁾	t ₉ CC	-	25	29	ns	
TDO valid output to high impedance from TCK falling edge ²⁾	<i>t</i> ₁₀ CC	-	25	29	ns	
TDO hold after TCK falling edge ²⁾	<i>t</i> ₁₈ CC	5	-	-	ns	

Table 42 JTAG Interface Timing for Upper Voltage Range (cont'd)

1) Under typical conditions, the JTAG interface can operate at transfer rates up to 20 MHz.

2) The falling edge on TCK is used to generate the TDO timing.

3) The setup time for TDO is given implicitly by the TCK cycle time.

Table 43 is valid under the following conditions: $C_1 = 20 \text{ pF}$; voltage_range= lower

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.	1	Test Condition
TCK clock period	t ₁ SR	50	-	_	ns	
TCK high time	t ₂ SR	16	-	-	ns	
TCK low time	t ₃ SR	16	-	-	ns	
TCK clock rise time	t ₄ SR	-	-	8	ns	
TCK clock fall time	t ₅ SR	-	-	8	ns	
TDI/TMS setup to TCK rising edge	t ₆ SR	6	-	-	ns	

 Table 43
 JTAG Interface Timing for Lower Voltage Range



Table 45 JTAG Interface Timing for Lower Voltage Range (contr	Table 43	JTAG Interface Timing for Lower Voltage Range (cont'd)
---	----------	--

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.	1	Test Condition
TDI/TMS hold after TCK rising edge	t ₇ SR	6	-	-	ns	
TDO valid from TCK falling edge (propagation delay) ¹⁾	t ₈ CC	-	32	36	ns	
TDO high impedance to valid output from TCK falling edge ²⁾¹⁾	t ₉ CC	-	32	36	ns	
TDO valid output to high impedance from TCK falling edge ¹⁾	<i>t</i> ₁₀ CC	-	32	36	ns	
TDO hold after TCK falling edge ¹⁾	<i>t</i> ₁₈ CC	5	-	-	ns	

1) The falling edge on TCK is used to generate the TDO timing.

2) The setup time for TDO is given implicitly by the TCK cycle time.




Figure 32 Test Clock Timing (TCK)