



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 220000   |
| Number of Logic Elements/Cells | 583000   |
| Total RAM Bits                 | 46080000   |
| Number of I/O                  | 696  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1517-BBGA, FCBGA   |
| Supplier Device Package        | 1517-FBGA (40x40)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgsed6k2f40i3l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Electrical Characteristics Page 5

## **Recommended Operating Conditions**

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

| Symbol                           | Description  | Condition  | Min <sup>(4)</sup> | Тур  | Max <sup>(4)</sup> | Unit |
|----------------------------------|--|------------|--------------------|------|--------------------|------|
|                                  | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)                  | _          | 0.87               | 0.9  | 0.93               | V    |
| V <sub>CC</sub>                  | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) (3) | _          | 0.82               | 0.85 | 0.88               | V    |
| V <sub>CCPT</sub>                | Power supply for programmable power technology   | _          | 1.45               | 1.50 | 1.55               | V    |
| V <sub>CC_AUX</sub>              | Auxiliary supply for the programmable power technology   | _          | 2.375              | 2.5  | 2.625              | V    |
| V (1)                            | I/O pre-driver (3.0 V) power supply  |            | 2.85               | 3.0  | 3.15               | V    |
| V <sub>CCPD</sub> <sup>(1)</sup> | I/O pre-driver (2.5 V) power supply  |            | 2.375              | 2.5  | 2.625              | V    |
|                                  | I/O buffers (3.0 V) power supply   | _          | 2.85               | 3.0  | 3.15               | ٧    |
|                                  | I/O buffers (2.5 V) power supply   | _          | 2.375              | 2.5  | 2.625              | V    |
|                                  | I/O buffers (1.8 V) power supply   | _          | 1.71               | 1.8  | 1.89               | ٧    |
| $V_{CCIO}$                       | I/O buffers (1.5 V) power supply   | _          | 1.425              | 1.5  | 1.575              | V    |
|                                  | I/O buffers (1.35 V) power supply  |            | 1.283              | 1.35 | 1.45               | V    |
|                                  | I/O buffers (1.25 V) power supply  |            | 1.19               | 1.25 | 1.31               | V    |
|                                  | I/O buffers (1.2 V) power supply   | _          | 1.14               | 1.2  | 1.26               | V    |
|                                  | Configuration pins (3.0 V) power supply  |            | 2.85               | 3.0  | 3.15               | V    |
| $V_{CCPGM}$                      | Configuration pins (2.5 V) power supply  | _          | 2.375              | 2.5  | 2.625              | V    |
|                                  | Configuration pins (1.8 V) power supply  | _          | 1.71               | 1.8  | 1.89               | V    |
| V <sub>CCA_FPLL</sub>            | PLL analog voltage regulator power supply  |            | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCD_FPLL</sub>            | PLL digital voltage regulator power supply   |            | 1.45               | 1.5  | 1.55               | V    |
| V <sub>CCBAT</sub> (2)           | Battery back-up power supply (For design security volatile key register)                               | _          | 1.2                | _    | 3.0                | V    |
| V <sub>I</sub>                   | DC input voltage   | _          | -0.5               | _    | 3.6                | V    |
| V <sub>0</sub>                   | Output voltage   | _          | 0                  | _    | V <sub>CCIO</sub>  | V    |
| т.                               | Operating junction temperature   | Commercial | 0                  | _    | 85                 | °C   |
| T <sub>J</sub>                   | Operating junction temperature   | Industrial | -40                | _    | 100                | °C   |

Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard        | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)        | V <sub>IH(D</sub>       | <sub>C)</sub> (V)        | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I <sub>ol</sub> (mA)   | l <sub>oh</sub> |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru        | Min                | Max                       | Min                     | Max                      | Max                        | Min                     | Max                        | Min                        | I <sub>OI</sub> (IIIA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1 | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> – 0.15    | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 8                      | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 16                     | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> – 0.13   | V <sub>REF</sub> + 0.13 | _                        | V <sub>REF</sub> – 0.22    | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCIO</sub>  | _                      |                 |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       | V <sub>SWIN</sub> | <sub>G(DC)</sub> (V)    |                              | V <sub>X(AC)</sub> (V) |                              | V <sub>SWING(AC)</sub> (V)                 |   |  |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|------------------------------|------------------------|------------------------------|--|---|--|
| I/O Standard            | Min   | Тур                   | Max   | Min               | Max                     | Min                          | Тур                    | Max                          | Min  | Max   |  |
| SSTL-2 Class<br>I, II   | 2.375 | 2.5                   | 2.625 | 0.3               | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.2   | _                      | V <sub>CCIO</sub> /2 + 0.2   | 0.62                                       | V <sub>CCIO</sub> + 0.6                       |  |
| SSTL-18 Class<br>I, II  | 1.71  | 1.8                   | 1.89  | 0.25              | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.175 | _                      | V <sub>CCIO</sub> /2 + 0.175 | 0.5  | V <sub>CCIO</sub> + 0.6                       |  |
| SSTL-15 Class<br>I, II  | 1.425 | 1.5                   | 1.575 | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | _                      | V <sub>CCIO</sub> /2 + 0.15  | 0.35                                       | _   |  |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.45  | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |  |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.31  | 0.18              | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | _   |  |
| SSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.18              | _                       | V <sub>REF</sub><br>-0.15    | V <sub>CCIO</sub> /2   | V <sub>REF</sub> + 0.15      | -0.30                                      | 0.30  |  |

### Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O                    |       | V <sub>CCIO</sub> (V) |       | V <sub>DIF(</sub> | <sub>DC)</sub> (V) |      | V <sub>X(AC)</sub> (V) |      | V <sub>CM(DC)</sub> (V) |     |      | V <sub>DIF(AC)</sub> (V) |     |
|------------------------|-------|-----------------------|-------|-------------------|--------------------|------|------------------------|------|-------------------------|-----|------|--------------------------|-----|
| Standard               | Min   | Тур                   | Max   | Min               | Max                | Min  | Тур                    | Max  | Min                     | Тур | Max  | Min                      | Max |
| HSTL-18<br>Class I, II | 1.71  | 1.8                   | 1.89  | 0.2               | _                  | 0.78 | _                      | 1.12 | 0.78                    | _   | 1.12 | 0.4                      | _   |
| HSTL-15<br>Class I, II | 1.425 | 1.5                   | 1.575 | 0.2               |                    | 0.68 | _                      | 0.9  | 0.68                    |     | 0.9  | 0.4                      | _   |

<sup>(1)</sup> The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)})$  and  $V_{IL(DC)})$ .

Page 16 Electrical Characteristics

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

| I/O                    |      |     |      |      | V <sub>X(AC)</sub> (V)  |                                 |                           | V <sub>CM(DC)</sub> (V          | )                         | V <sub>DIF(AC)</sub> (V)  |                           |      |                             |
|------------------------|------|-----|------|------|-------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|------|-----------------------------|
| Standard               | Min  | Тур | Max  | Min  | Max                     | Min                             | Тур                       | Max                             | Min                       | Тур                       | Max                       | Min  | Max                         |
| HSTL-12<br>Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V <sub>CCIO</sub> + 0.3 | _                               | 0.5*<br>V <sub>CCIO</sub> | _                               | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.3  | V <sub>CCIO</sub><br>+ 0.48 |
| HSUL-12                | 1.14 | 1.2 | 1.3  | 0.26 | 0.26                    | 0.5*V <sub>CCIO</sub><br>- 0.12 | 0.5*<br>V <sub>CCIO</sub> | 0.5*V <sub>CCIO</sub><br>+ 0.12 | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.44 | 0.44                        |

Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O                          | Vc    | <sub>CIO</sub> (V) | (10)  |     | V <sub>ID</sub> (mV) <sup>(8)</sup> |     |      | $V_{ICM(DC)}$ (V)              |       | V <sub>o</sub> | <sub>D</sub> (V) ( | 6)  | V <sub>OCM</sub> (V) <sup>(6)</sup> |      |       |
|------------------------------|-------|--------------------|-------|-----|-------------------------------------|-----|------|--------------------------------|-------|----------------|--------------------|-----|-------------------------------------|------|-------|
| Standard                     | Min   | Тур                | Max   | Min | Condition                           | Max | Min  | Condition                      | Max   | Min            | Тур                | Max | Min                                 | Тур  | Max   |
| PCML                         | Trar  | nsmitte            |       |     |                                     |     |      | of the high-s<br>I/O pin speci |       |                |                    |     |                                     |      | . For |
| 2.5 V                        | 2.375 | 2.5                | 2.625 | 100 | V <sub>CM</sub> =                   | _   | 0.05 | D <sub>MAX</sub> ≤ 700 Mbps    | 1.8   | 0.247          | _                  | 0.6 | 1.125                               | 1.25 | 1.375 |
| LVDS (1)                     | 2.373 | 2.3                | 2.023 | 100 | 1.25 V                              |     | 1.05 | D <sub>MAX</sub> > 700 Mbps    | 1.55  | 0.247          | _                  | 0.6 | 1.125                               | 1.25 | 1.375 |
| BLVDS (5)                    | 2.375 | 2.5                | 2.625 | 100 | _                                   | _   | _    | _                              | _     | _              | _                  | _   | _                                   | _    | _     |
| RSDS<br>(HIO) <sup>(2)</sup> | 2.375 | 2.5                | 2.625 | 100 | V <sub>CM</sub> = 1.25 V            | _   | 0.3  | _                              | 1.4   | 0.1            | 0.2                | 0.6 | 0.5                                 | 1.2  | 1.4   |
| Mini-<br>LVDS<br>(HIO) (3)   | 2.375 | 2.5                | 2.625 | 200 | _                                   | 600 | 0.4  | _                              | 1.325 | 0.25           | _                  | 0.6 | 1                                   | 1.2  | 1.4   |
| LVPECL (4                    | _     | _                  | _     | 300 | _                                   | _   | 0.6  | D <sub>MAX</sub> ≤ 700 Mbps    | 1.8   | _              | _                  | _   | _                                   | _    |       |
| ), (9)                       | _     | _                  | _     | 300 | _                                   | _   | 1    | D <sub>MAX</sub> > 700 Mbps    | 1.6   | _              | _                  | _   | _                                   | _    | _     |

### Notes to Table 22:

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{\text{ICM}}$ ,  $V_{\text{OD}}$ , and  $V_{\text{OCM}}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \le RL \le 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5  $\rm V.$

## **Power Consumption**

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus<sup>®</sup> II PowerPlay Power Analyzer feature.

Page 18 Switching Characteristics

## **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

## **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 1 of 7)

| Symbol/  | Conditions  | Transceiver Speed<br>Grade 1 |       |            | Transceiver Speed<br>Grade 2 |       |                   | Transceiver Speed<br>Grade 3 |         |            | Unit    |
|--|---|------------------------------|-------|------------|------------------------------|-------|-------------------|------------------------------|---------|------------|---------|
| Description  |   | Min                          | Тур   | Max        | Min                          | Тур   | Max               | Min                          | Тур     | Max        |         |
| Reference Clock  |   |                              |       |            |                              |       |                   |                              |         |            |         |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                               | 1.2-V                        | PCML, | 1.4-V PCM  | L, 1.5-V                     |       | 2.5-V PCM<br>HCSL | IL, Diffe                    | rential | LVPECL, L\ | DS, and |
| Sidiludius   | RX reference clock pin  |                              |       | 1.4-V PCMI | _, 1.5-V                     | PCML, | 2.5-V PCM         | L, LVPE                      | CL, and | d LVDS     |         |
| Input Reference<br>Clock Frequency<br>(CMU PLL) (8)            | _   | 40                           | —     | 710        | 40                           |       | 710               | 40                           | _       | 710        | MHz     |
| Input Reference<br>Clock Frequency<br>(ATX PLL) <sup>(8)</sup> | _   | 100                          |       | 710        | 100                          |       | 710               | 100                          | _       | 710        | MHz     |
| Rise time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _                            | _     | 400        | _                            |       | 400               | _                            | _       | 400        | ne      |
| Fall time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | —                            | —     | 400        | _                            | _     | 400               | _                            | _       | 400        | ps      |
| Duty cycle   | _   | 45                           | _     | 55         | 45                           | _     | 55                | 45                           | _       | 55         | %       |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express®<br>(PCIe®)   | 30                           | _     | 33         | 30                           |       | 33                | 30                           | _       | 33         | kHz     |

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

| Symbol/<br>Description     | Conditions | Transceiver Speed<br>Grade 1 |     |     | Transceiver Speed<br>Grade 2 |     |     | Tran | Unit |     |    |
|----------------------------|------------|------------------------------|-----|-----|------------------------------|-----|-----|------|------|-----|----|
| Description                |            | Min                          | Тур | Max | Min                          | Тур | Max | Min  | Тур  | Max |    |
| t <sub>pll_lock</sub> (16) | _          | _                            | _   | 10  | _                            | _   | 10  | _    | _    | 10  | μs |

#### Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the  $V_{CCR\_GXB}$  power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>I TD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll\ powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>nll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (19) For ES devices,  $R_{REF}$  is 2000  $\Omega$  ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

| Mode (2)            | Transceiver | PMA Width                                | 64   | 40    | 40     | 40      | 32       | 32    |  |
|---------------------|-------------|--|------|-------|--------|---------|----------|-------|--|
| Widue (2)           | Speed Grade | PCS Width                                | 64   | 66/67 | 50     | 40      | 64/66/67 | 32    |  |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 14.1 | 14.1  | 10.69  | 14.1    | 13.6     | 13.6  |  |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.5 | 12.5  | 10.69  | 12.5    | 12.5     | 12.5  |  |
|                     | ۷           | C3, I3, I3L<br>core speed grade          | 12.5 | 12.5  | 10.69  | 12.5    | 10.88    | 10.88 |  |
| FIFO or<br>Register |             | C1, C2, C2L, I2, I2L<br>core speed grade |      |       |        |         |          |       |  |
|                     | 3           | C3, I3, I3L<br>core speed grade          |      |       | 8.5    | Gbps    | Gbps     |       |  |
|                     | 3           | C4, I4<br>core speed grade               |      |       |        |         |          |       |  |
|                     |             | I3YY<br>core speed grade                 |      |       | 10.312 | 25 Gbps |          |       |  |

### Notes to Table 26:

<sup>(1)</sup> The maximum data rate is in Gbps.

<sup>(2)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Page 28 Switching Characteristics

Table 27 shows the  $\ensuremath{V_{OD}}$  settings for the GX channel.

Table 27. Typical V $_{\text{OD}}$  Setting for GX Channel, TX Termination = 100  $\Omega$   $^{(2)}$ 

| Symbol                                | V <sub>OD</sub> Setting | V <sub>op</sub> Value<br>(mV) | V <sub>op</sub> Setting | V <sub>op</sub> Value<br>(mV) |
|---------------------------------------|-------------------------|-------------------------------|-------------------------|-------------------------------|
|                                       | 0 (1)                   | 0                             | 32                      | 640                           |
|                                       | 1 (1)                   | 20                            | 33                      | 660                           |
|                                       | 2 (1)                   | 40                            | 34                      | 680                           |
|                                       | 3 (1)                   | 60                            | 35                      | 700                           |
|                                       | 4 (1)                   | 80                            | 36                      | 720                           |
|                                       | 5 <sup>(1)</sup>        | 100                           | 37                      | 740                           |
|                                       | 6                       | 120                           | 38                      | 760                           |
|                                       | 7                       | 140                           | 39                      | 780                           |
|                                       | 8                       | 160                           | 40                      | 800                           |
|                                       | 9                       | 180                           | 41                      | 820                           |
|                                       | 10                      | 200                           | 42                      | 840                           |
|                                       | 11                      | 220                           | 43                      | 860                           |
|                                       | 12                      | 240                           | 44                      | 880                           |
|                                       | 13                      | 260                           | 45                      | 900                           |
|                                       | 14                      | 280                           | 46                      | 920                           |
| <b>V</b> op differential peak to peak | 15                      | 300                           | 47                      | 940                           |
| typical <sup>(3)</sup>                | 16                      | 320                           | 48                      | 960                           |
|                                       | 17                      | 340                           | 49                      | 980                           |
|                                       | 18                      | 360                           | 50                      | 1000                          |
|                                       | 19                      | 380                           | 51                      | 1020                          |
|                                       | 20                      | 400                           | 52                      | 1040                          |
|                                       | 21                      | 420                           | 53                      | 1060                          |
|                                       | 22                      | 440                           | 54                      | 1080                          |
|                                       | 23                      | 460                           | 55                      | 1100                          |
|                                       | 24                      | 480                           | 56                      | 1120                          |
|                                       | 25                      | 500                           | 57                      | 1140                          |
|                                       | 26                      | 520                           | 58                      | 1160                          |
|                                       | 27                      | 540                           | 59                      | 1180                          |
|                                       | 28                      | 560                           | 60                      | 1200                          |
|                                       | 29                      | 580                           | 61                      | 1220                          |
|                                       | 30                      | 600                           | 62                      | 1240                          |
|                                       | 31                      | 620                           | 63                      | 1260                          |

### Note to Table 27:

- (1) If TX termination resistance =  $100\Omega$ , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

Figure 2 shows the differential transmitter output waveform.

Figure 2. Differential Transmitter Output Waveform




Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

Page 32 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)  $^{(1)}$ 

| Symbol/   | Conditions                       |     | Transceiver<br>Speed Grade |        |             | Transceive<br>peed Grade |        | Unit  |
|---|----------------------------------|-----|----------------------------|--------|-------------|--------------------------|--------|-------|
| Description   |                                  | Min | Тур                        | Max    | Min         | Тур                      | Max    |       |
| Differential on-chip termination resistors (7)            | GT channels                      | _   | 100                        | _      | _           | 100                      | _      | Ω     |
|   | 85-Ω setting                     | _   | 85 ± 30%                   | _      | _           | 85<br>± 30%              | _      | Ω     |
| Differential on-chip termination resistors                | 100-Ω<br>setting                 | _   | 100<br>± 30%               | _      | _           | 100<br>± 30%             | _      | Ω     |
| for GX channels (19)                                      | 120-Ω<br>setting                 | _   | 120<br>± 30%               | _      | _           | 120<br>± 30%             | _      | Ω     |
|   | 150-Ω<br>setting                 | _   | 150<br>± 30%               | _      | _           | 150<br>± 30%             | _      | Ω     |
| V <sub>ICM</sub> (AC coupled)                             | GT channels                      | _   | 650                        | _      | _           | 650                      | _      | mV    |
|   | VCCR_GXB =<br>0.85 V or<br>0.9 V | _   | 600                        | _      | _           | 600                      | _      | mV    |
| VICM (AC and DC coupled) for GX Channels                  | VCCR_GXB = 1.0 V full bandwidth  | _   | 700                        | _      | _           | 700                      | _      | mV    |
|   | VCCR_GXB = 1.0 V half bandwidth  | _   | 750                        | _      | _           | 750                      | _      | mV    |
| t <sub>LTR</sub> <sup>(9)</sup>                           | _                                | _   | _                          | 10     | _           | _                        | 10     | μs    |
| t <sub>LTD</sub> <sup>(10)</sup>                          | _                                | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTD_manual</sub> (11)                              |                                  | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTR_LTD_manual</sub> (12)                          |                                  | 15  | _                          | _      | 15          | _                        | _      | μs    |
| Run Length  | GT channels                      | _   | _                          | 72     | _           | _                        | 72     | CID   |
| nuii Leiigiii   | GX channels                      |     |                            |        | (8)         |                          |        |       |
| CDR PPM   | GT channels                      | _   | _                          | 1000   | _           | _                        | 1000   | ± PPM |
| ODITITIVI   | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable  | GT channels                      | _   | _                          | 14     | _           | _                        | 14     | dB    |
| equalization<br>(AC Gain) <sup>(5)</sup>                  | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable  | GT channels                      | _   | _                          | 7.5    | _           | _                        | 7.5    | dB    |
| DC gain <sup>(6)</sup>                                    | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Differential on-chip termination resistors <sup>(7)</sup> | GT channels                      |     | 100                        | _      | _           | 100                      | _      | Ω     |
| Transmitter   | · '                              |     | •                          |        |             | •                        | •      |       |
| Supported I/O<br>Standards                                | _                                |     |                            | 1.4-V  | and 1.5-V F | PCML                     |        |       |
| Data rate<br>(Standard PCS)                               | GX channels                      | 600 | _                          | 8500   | 600         | _                        | 8500   | Mbps  |
| Data rate<br>(10G PCS)                                    | GX channels                      | 600 | _                          | 12,500 | 600         |                          | 12,500 | Mbps  |

Table 29 shows the  $\ensuremath{V_{\text{OD}}}$  settings for the GT channel.

Table 29. Typical  $\text{V}_{\text{0D}}$  Setting for GT Channel, TX Termination = 100  $\Omega$ 

| Symbol  | V <sub>op</sub> Setting | V <sub>op</sub> Value (mV) |
|---|-------------------------|----------------------------|
|   | 0                       | 0                          |
|   | 1                       | 200                        |
| V differential peak to peak tunical (1)                                 | 2                       | 400                        |
| <b>V</b> <sub>OD</sub> differential peak to peak typical <sup>(1)</sup> | 3                       | 600                        |
|   | 4                       | 800                        |
|   | 5                       | 1000                       |

### Note:

(1) Refer to Figure 4.

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 2 of 2)

|               |   | Resour | ces Used |     |            | Pe  | erforman | ce      |                     |     |      |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory        | Mode  | ALUTS  | Memory   | C1  | C2,<br>C2L | C3  | C4       | 12, 12L | 13,<br>13L,<br>13YY | 14  | Unit |
|               | Single-port, all supported widths   | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port with<br>the read-during-write<br>option set to <b>Old Data</b> ,<br>all supported widths | 0      | 1        | 525 | 525        | 455 | 400      | 525     | 455                 | 400 | MHz  |
| M20K<br>Block | Simple dual-port with ECC enabled, 512 × 32   | 0      | 1        | 450 | 450        | 400 | 350      | 450     | 400                 | 350 | MHz  |
|               | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32                               | 0      | 1        | 600 | 600        | 500 | 450      | 600     | 500                 | 450 | MHz  |
|               | True dual port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | ROM, all supported widths   | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |

### Notes to Table 33:

### **Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

**Table 34. Internal Temperature Sensing Diode Specification** 

| Tei  | mperature<br>Range | Accuracy | Offset<br>Calibrated<br>Option | Sampling Rate  | Conversion<br>Time | Resolution | Minimum<br>Resolution<br>with no<br>Missing Codes |
|------|--------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| -40° | °C to 100°C        | ±8°C     | No                             | 1 MHz, 500 KHz | < 100 ms           | 8 bits     | 8 bits  |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices

| Description                              | Min   | Тур   | Max   | Unit |
|--|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | _     | 200   | μΑ   |
| V <sub>bias,</sub> voltage across diode  | 0.3   | _     | 0.9   | V    |
| Series resistance                        | _     | _     | <1    | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 | _    |

<sup>(1)</sup> To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

<sup>(2)</sup> When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.

<sup>(3)</sup> The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

Page 44 Switching Characteristics

## **Periphery Performance**

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.



The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## **High-Speed I/O Specification**

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| _  |                                       |     |     |     |     |        |        |     |         |            |     |      |            |      |
|--|---------------------------------------|-----|-----|-----|-----|--------|--------|-----|---------|------------|-----|------|------------|------|
| Cumbal   | Conditions                            |     | C1  |     | C2, | C2L, I | 2, I2L | C3, | 13, I3L | ., I3YY    |     | C4,I | 4          | Unit |
| Symbol   | Conuntions                            | Min | Тур | Max | Min | Тур    | Max    | Min | Тур     | Max        | Min | Тур  | Max        | Unit |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>True<br>Differential<br>I/O Standards | Clock boost factor<br>W = 1 to 40 (4) | 5   |     | 800 | 5   | _      | 800    | 5   |         | 625        | 5   |      | 525        | MHz  |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>Single Ended<br>I/O<br>Standards (3)  | Clock boost factor<br>W = 1 to 40 (4) | 5   |     | 800 | 5   | _      | 800    | 5   |         | 625        | 5   |      | 525        | MHz  |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>Single Ended<br>I/O Standards         | Clock boost factor<br>W = 1 to 40 (4) | 5   |     | 520 | 5   | _      | 520    | 5   |         | 420        | 5   |      | 420        | MHz  |
| f <sub>HSCLK_OUT</sub><br>(output clock<br>frequency)  | _                                     | 5   |     | 800 | 5   | _      | 800    | 5   |         | 625<br>(5) | 5   |      | 525<br>(5) | MHz  |

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

| Cumbal  | Conditions   |     | C1  |      | C2, | C2L, I | 2, I2L | C3, | I3, I3I | ., I3YY |     | C4,I4 | 4    | IIi. |
|---|--|-----|-----|------|-----|--------|--------|-----|---------|---------|-----|-------|------|------|
| Symbol  | Conditions   | Min | Тур | Max  | Min | Тур    | Max    | Min | Тур     | Max     | Min | Тур   | Max  | Unit |
| Transmitter   |  |     |     |      |     |        |        |     |         |         |     |       |      |      |
|   | SERDES factor J<br>= 3 to 10 (9), (11),<br>(12), (13), (14), (15),<br>(16) | (6) | _   | 1600 | (6) | _      | 1434   | (6) | _       | 1250    | (6) | _     | 1050 | Mbps |
| True<br>Differential<br>I/O Standards   | SERDES factor J ≥ 4  LVDS TX with DPA (12), (14), (15), (16)               | (6) | _   | 1600 | (6) | _      | 1600   | (6) | _       | 1600    | (6) |       | 1250 | Mbps |
| - f <sub>HSDR</sub> (data rate)   | SERDES factor J<br>= 2,<br>uses DDR<br>Registers                           | (6) | _   | (7)  | (6) | _      | (7)    | (6) | _       | (7)     | (6) | _     | (7)  | Mbps |
|   | SERDES factor J<br>= 1,<br>uses SDR<br>Register                            | (6) | _   | (7)  | (6) | _      | (7)    | (6) | _       | (7)     | (6) | _     | (7)  | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) (10) | SERDES factor J<br>= 4 to 10 (17)  | (6) | _   | 1100 | (6) | _      | 1100   | (6) | _       | 840     | (6) |       | 840  | Mbps |
| t <sub>x Jitter</sub> - True<br>Differential  | Total Jitter for<br>Data Rate<br>600 Mbps -<br>1.25 Gbps                   | _   | _   | 160  | _   | _      | 160    | _   | _       | 160     | _   | _     | 160  | ps   |
| I/O Standards   | Total Jitter for<br>Data Rate<br>< 600 Mbps                                | _   | _   | 0.1  | _   | _      | 0.1    | _   | _       | 0.1     | _   | _     | 0.1  | UI   |
| t <sub>x Jitter</sub> -<br>Emulated<br>Differential<br>I/O Standards  | Total Jitter for<br>Data Rate<br>600 Mbps - 1.25<br>Gbps                   | _   | _   | 300  | _   | _      | 300    | _   | _       | 300     | _   | _     | 325  | ps   |
| with Three<br>External<br>Output<br>Resistor<br>Network   | Total Jitter for<br>Data Rate<br>< 600 Mbps                                | _   | _   | 0.2  | _   | _      | 0.2    | _   | _       | 0.2     | _   | _     | 0.25 | UI   |

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 2 of 2) (2), (3)

| Clock<br>Network | Parameter Symni              |                       | C1    |      | C2, C2L, I2, I2L |      | C3, I3, I3L,<br>I3YY |     | C4,I4 |     | Unit |
|------------------|------------------------------|-----------------------|-------|------|------------------|------|----------------------|-----|-------|-----|------|
| NEIWUIK          |                              |                       | Min   | Max  | Min              | Max  | Min                  | Max | Min   | Max |      |
|                  | Clock period jitter          | t <sub>JIT(per)</sub> | -25   | 25   | -25              | 25   | -30                  | 30  | -35   | 35  | ps   |
| PHY<br>Clock     | Cycle-to-cycle period jitter | t <sub>JIT(cc)</sub>  | -50   | 50   | -50              | 50   | -60                  | 60  | -70   | 70  | ps   |
|                  | Duty cycle jitter            | $t_{JIT(duty)}$       | -37.5 | 37.5 | -37.5            | 37.5 | -45                  | 45  | -56   | 56  | ps   |

### Notes to Table 42:

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

## **OCT Calibration Block Specifications**


Table 43 lists the OCT calibration block specifications for Stratix V devices.

Table 43. OCT Calibration Block Specifications for Stratix V Devices

| Symbol                | Description  | Min | Тур  | Max | Unit   |
|-----------------------|--|-----|------|-----|--------|
| OCTUSRCLK             | Clock required by the OCT calibration blocks   | _   | _    | 20  | MHz    |
| T <sub>OCTCAL</sub>   | Number of OCTUSRCLK clock cycles required for OCT $\ensuremath{R}_{\ensuremath{S}}/\ensuremath{R}_{\ensuremath{T}}$ calibration  |     | 1000 | _   | Cycles |
| T <sub>OCTSHIFT</sub> | Number of OCTUSRCLK clock cycles required for the OCT code to shift out  |     | 32   | _   | Cycles |
| T <sub>RS_RT</sub>    | Time required between the $\mathtt{dyn\_term\_ctrl}$ and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | _   | 2.5  | _   | ns     |

Figure 10 shows the timing diagram for the oe and dyn term ctrl signals.

Figure 10. Timing Diagram for oe and dyn\_term\_ctrl Signals



Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |
|------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _  | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nconfig low to nstatus low                        | _  | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | _                    | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(2)</sup> | μ\$   |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _  | 1,506 <sup>(3)</sup> | μ\$   |
| t <sub>CF2CK</sub> (6) | nCONFIG high to first rising edge on DCLK         | 1,506  | _                    | μ\$   |
| t <sub>ST2CK</sub> (6) | nSTATUS high to first rising edge of DCLK         | 2  | _                    | μ\$   |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0  | _                    | ns    |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |
| f                      | DCLK frequency (FPP ×8/×16)                       | _  | 125                  | MHz   |
| f <sub>MAX</sub>       | DCLK frequency (FPP ×32)                          | _  | 100                  | MHz   |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (4)                   | 175  | 437                  | μS    |
| +                      | GOVER DOVER high to GUVERN anabled                | 4 × maximum  |                      |       |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | DCLK period  | _                    | _     |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> + (8576 × CLKUSR period) <sup>(5)</sup> | _                    | _     |

#### Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

## FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Page 62 Configuration Specification

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices (1), (2) (Part 2 of 2)

| Symbol              | Parameter   | Minimum   | Maximum | Units |
|---------------------|---|---|---------|-------|
| t <sub>CD2UM</sub>  | CONF_DONE high to user mode (3)                   | 175   | 437     | μS    |
| t <sub>CD2CU</sub>  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period   | _       | _     |
| t <sub>CD2UMC</sub> | CONF_DONE high to user mode with CLKUSR option on | $\begin{array}{c} t_{\text{CD2CU}} + (8576 \times \\ \text{CLKUSR period}) \end{array}$ | _       | _     |


#### Notes to Table 53:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- $(2) \quad t_{\text{CF2CD}}, t_{\text{CF2ST0}}, t_{\text{CFG}}, t_{\text{STATUS}}, \text{ and } t_{\text{CF2ST1}} \text{ timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63}.$
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **Passive Serial Configuration Timing**

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform (1)



#### Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Configuration Specification Page 63

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol                 | Parameter   | Minimum   | Maximum              | Units |
|------------------------|---|---|----------------------|-------|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _   | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nCONFIG low to nSTATUS low                        | _   | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2   |                      | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268   | 1,506 <sup>(1)</sup> | μS    |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _   | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> (5) | nCONFIG high to first rising edge on DCLK         | 1,506   |                      | μS    |
| t <sub>ST2CK</sub> (5) | nstatus high to first rising edge of DCLK         | 2   | _                    | μS    |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5   | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0   |                      | ns    |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                         | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                         | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>                              |                      | S     |
| f <sub>MAX</sub>       | DCLK frequency                                    | _   | 125                  | MHz   |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (3)                   | 175   | 437                  | μS    |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | 4 × maximum  DCLK period                        | _                    | _     |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> + (8576 × CLKUSR period) (4) | _                    | _     |

### Notes to Table 54:

- (1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.
- (5) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

### Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

Table 55. Initialization Clock Source Option and the Maximum Frequency

| Initialization Clock<br>Source | Configuration Schemes | Maximum<br>Frequency | Minimum Number of Clock<br>Cycles <sup>(1)</sup> |
|--------------------------------|-----------------------|----------------------|--|
| Internal Oscillator            | AS, PS, FPP           | 12.5 MHz             |  |
| CLKUSR                         | AS, PS, FPP (2)       | 125 MHz              | 8576   |
| DCLK                           | PS, FPP               | 125 MHz              |  |

### Notes to Table 55:

- $(1) \quad \text{The minimum number of clock cycles required for device initialization}.$
- (2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

Page 64 I/O Timing

## **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications** 

| Parameter                    | Minimum | Maximum | Unit |  |  |
|------------------------------|---------|---------|------|--|--|
| t <sub>RU_nCONFIG</sub> (1)  | 250     | _       | ns   |  |  |
| t <sub>RU_nRSTIMER</sub> (2) | 250     | _       | ns   |  |  |

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

Table 57. 12.5-MHz Internal Oscillator Specifications

| Minimum | Typical | Maximum | Units |  |  |
|---------|---------|---------|-------|--|--|
| 5.3     | 7.9     | 12.5    | MHz   |  |  |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Doromotor     | Aveilable Min         |               | Fast Model |            | Slow Model |       |       |       |       |             |       |      |
|---------------|-----------------------|---------------|------------|------------|------------|-------|-------|-------|-------|-------------|-------|------|
| Parameter (1) | Available<br>Settings | Offset<br>(2) | Industrial | Commercial | C1         | C2    | C3    | C4    | 12    | 13,<br>13YY | 14    | Unit |
| D1            | 64                    | 0             | 0.464      | 0.493      | 0.838      | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D2            | 32                    | 0             | 0.230      | 0.244      | 0.415      | 0.415 | 0.459 | 0.503 | 0.417 | 0.456       | 0.500 | ns   |

Document Revision History Page 71

Table 61. Document Revision History (Part 3 of 3)

| Date          | Version | Changes   |  |  |
|---------------|---------|---|--|--|
|               |         | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60   |  |  |
| May 2013      | 2.7     | ■ Added Table 24, Table 48  |  |  |
|               |         | ■ Updated Figure 9, Figure 10, Figure 11, Figure 12   |  |  |
| February 2013 | 2.6     | ■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46  |  |  |
|               |         | ■ Updated "Maximum Allowed Overshoot and Undershoot Voltage"  |  |  |
|               |         | ■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35  |  |  |
|               |         | ■ Added Table 33  |  |  |
|               |         | ■ Added "Fast Passive Parallel Configuration Timing"  |  |  |
| D             | 0.5     | ■ Added "Active Serial Configuration Timing"  |  |  |
| December 2012 | 2.5     | ■ Added "Passive Serial Configuration Timing"   |  |  |
|               |         | ■ Added "Remote System Upgrades"  |  |  |
|               |         | ■ Added "User Watchdog Internal Circuitry Timing Specification"   |  |  |
|               |         | ■ Added "Initialization"  |  |  |
|               |         | ■ Added "Raw Binary File Size"  |  |  |
|               | 2.4     | ■ Added Figure 1, Figure 2, and Figure 3.   |  |  |
| June 2012     |         | ■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. |  |  |
|               |         | <ul><li>Various edits throughout to fix bugs.</li></ul>   |  |  |
|               |         | ■ Changed title of document to Stratix V Device Datasheet.  |  |  |
|               |         | ■ Removed document from the Stratix V handbook and made it a separate document.   |  |  |
| February 2012 | 2.3     | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.   |  |  |
| December 2011 | 2.2     | ■ Added Table 2–31.   |  |  |
| December 2011 |         | ■ Updated Table 2–28 and Table 2–34.  |  |  |
|               | 2.1     | ■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.   |  |  |
| November 2011 |         | ■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.   |  |  |
|               |         | ■ Various edits throughout to fix SPRs.   |  |  |
|               | 2.0     | ■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.  |  |  |
| May 2011      |         | ■ Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.   |  |  |
|               |         | ■ Chapter moved to Volume 1.  |  |  |
|               |         | ■ Minor text edits.   |  |  |
|               | 1.1     | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.   |  |  |
| December 2010 |         | Converted chapter to the new template.  |  |  |
|               |         | ■ Minor text edits.   |  |  |
| July 2010     | 1.0     | Initial release.  |  |  |

Page 72 Document Revision History