Intel - 5SGSED6K3F40I4N Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|--|
| Number of LABs/CLBs | 220000 |
| Number of Logic Elements/Cells | 583000 |
| Total RAM Bits | 46080000 |
| Number of I/O | 696 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1517-BBGA, FCBGA |
| Supplier Device Package | 1517-FBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgsed6k3f40i4n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Transceiver Speed | Core Speed Grade | | | | | | | | | | |
|---------------------|------------------|---------|-----|-----|---------|---------|--------------|-----|--|--|--|
| Grade | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L | I 3YY | 14 | | | |
| 3 | | Yes | Yes | Yes | | Yes | Yes (4) | Yes | | | |
| GX channel—8.5 Gbps | _ | 165 | 162 | 165 | | 163 | 16317 | 165 | | | |

Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering ^{(1), (2), (3)} (Part 2 of 2)

Notes to Table 1:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

(3) C2L, I2L, and I3L speed grades are for low-power devices.

(4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices. **Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering** ⁽¹⁾, ⁽²⁾

| Transaction Oracle Oracle | Core Speed Grade | | | | | | | |
|--|------------------|-----|-----|-----|--|--|--|--|
| Transceiver Speed Grade | C1 | C2 | 12 | 13 | | | | |
| 2 GX channel—12.5 Gbps GT channel—28.05 Gbps | Yes | Yes | _ | _ | | | | |
| 3 GX channel—12.5 Gbps GT channel—25.78 Gbps | Yes | Yes | Yes | Yes | | | | |

Notes to Table 2:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

| Table 3. | Absolute | Maximum | Ratings | for Stratix \ | / Devices | (Part 1 of 2) |
|----------|----------|---------|----------------|---------------|-----------|---------------|
|----------|----------|---------|----------------|---------------|-----------|---------------|

| Symbol | Description | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V _{CC} | Power supply for core voltage and periphery circuitry | -0.5 | 1.35 | V |
| V _{CCPT} | Power supply for programmable power technology | -0.5 | 1.8 | V |
| V _{CCPGM} | Power supply for configuration pins | -0.5 | 3.9 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | -0.5 | 3.4 | V |
| V _{CCBAT} | Battery back-up power supply for design security volatile key register | -0.5 | 3.9 | V |
| V _{CCPD} | I/O pre-driver power supply | -0.5 | 3.9 | V |
| V _{CCIO} | I/O power supply | -0.5 | 3.9 | V |

Table 8 shows the transceiver power supply voltage requirements for various conditions.

Table 8. Transceiver Power Supply Voltage Requirements

| Conditions | Core Speed Grade | VCCR_GXB & VCCT_GXB ⁽²⁾ | VCCA_GXB | VCCH_GXB | Unit |
|---|-----------------------------------|---------------------------------------|----------|----------|------|
| If BOTH of the following conditions are true: | All | 1.05 | | | |
| Data rate > 10.3 Gbps. DFE is used. | All | 1.05 | | | |
| If ANY of the following conditions are true ⁽¹⁾ : | | | 3.0 | | |
| ATX PLL is used. | | | | | |
| ■ Data rate > 6.5Gbps. | All | 1.0 | | | |
| ■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used. | | | | 1.5 | V |
| If ALL of the following | C1, C2, I2, and I3YY | 0.90 | 2.5 | | |
| conditions are true:ATX PLL is not used. | | | | | |
| ■ Data rate ≤ 6.5Gbps. | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85 | 2.5 | | |
| DFE, AEQ, and EyeQ are not used. | | | | | |

Notes to Table 8:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

DC Characteristics

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

Supply Current

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

| I/O Standard | V _{IL(DC)} (V) | | V _{IH(D} | _{C)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{ol} (V) | V _{oh} (V) | I (mA) | I _{oh} | |
|---------------------|-------------------------|----------------------------|----------------------------|-----------------------------|----------------------------|-------------------------|----------------------------|----------------------------|----------------------|-----------------|--|
| i/U Stanuaru | Min | Max | Min | Max | Max | Min | Max | Min | l _{oi} (mA) | (mA) | |
| HSTL-18 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | $V_{REF} - 0.2$ | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 | |
| HSTL-18 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 | |
| HSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 | |
| HSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 | |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCI0} | 0.75* V _{CCI0} | 8 | -8 | |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCIO} | 0.75* V _{CCI0} | 16 | -16 | |
| HSUL-12 | _ | V _{REF} – 0.13 | V _{REF} + 0.13 | _ | V _{REF} – 0.22 | V _{REF} + 0.22 | 0.1* V _{CCIO} | 0.9* V _{CCI0} | _ | _ | |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard | | V _{CCIO} (V) | | | V _{SWING(DC)} (V) | | V _{X(AC)} (V) | | V _{swing(} , | _{AC)} (V) |
|-------------------------|-------|-----------------------|-------|------|----------------------------|--------------------------------|------------------------|------------------------------|---|---|
| ijo Stanuaru | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.3 | V _{CCI0} + 0.6 | V _{CCI0} /2- 0.2 | _ | V _{CCI0} /2 + 0.2 | 0.62 | V _{CCI0} + 0.6 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.25 | V _{CCI0} + 0.6 | V _{CCI0} /2- 0.175 | _ | V _{CCI0} /2 + 0.175 | 0.5 | V _{CCI0} + 0.6 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | (1) | V _{CCI0} /2- 0.15 | _ | V _{CCI0} /2 + 0.15 | 0.35 | _ |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.45 | 0.2 | (1) | V _{CCI0} /2- 0.15 | V _{CCI0} /2 | V _{CCI0} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | 2(V _{IL(AC)} - V _{REF}) |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.31 | 0.18 | (1) | V _{CCI0} /2- 0.15 | V _{CCI0} /2 | V _{CCI0} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | _ |
| SSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.18 | _ | V _{REF} -0.15 | V _{CCI0} /2 | V _{REF} + 0.15 | -0.30 | 0.30 |

Note to Table 20:

(1) The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits $(V_{IH(DC)} \text{ and } V_{IL(DC)})$.

| I/O | V _{CCIO} (V) | | | V _{DIF(DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | |
|------------------------|-----------------------|-----|-------|--------------------------|-----|------------------------|-----|------|-------------------------|-----|------|--------------------------|-----|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | _ | 0.78 | _ | 1.12 | 0.78 | _ | 1.12 | 0.4 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | _ | 0.68 | _ | 0.9 | 0.68 | _ | 0.9 | 0.4 | _ |

- You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.
- ***** For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trai | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | |
|---|--|------|------------------|--------------|----------|------------------------------|-----------|---------|------------------------------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Reconfiguration clock (mgmt_clk_clk) frequency | _ | 100 | _ | 125 | 100 | | 125 | 100 | | 125 | MHz |
| Receiver | | | | | | | | | | | |
| Supported I/O Standards | _ | | | 1.4-V PCM | L, 1.5-V | PCML, | 2.5-V PCM | L, LVPE | CL, and | d LVDS | |
| Data rate (Standard PCS) (9), (23) | _ | 600 | _ | 12200 | 600 | _ | 12200 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Data rate (10G PCS) ^{(9),} ⁽²³⁾ | | 600 | _ | 14100 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Absolute V_{MAX} for a receiver pin (5) | | _ | _ | 1.2 | — | _ | 1.2 | — | _ | 1.2 | V |
| Absolute V _{MIN} for a receiver pin | _ | -0.4 | _ | | -0.4 | _ | _ | -0.4 | _ | _ | V |
| Maximum peak- to-peak differential input voltage V _{ID} (diff p- p) before device configuration ⁽²²⁾ | _ | _ | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| Maximum peak- to-peak | V _{CCR_GXB} = 1.0 V/1.05 V (V _{ICM} = 0.70 V) | _ | _ | 2.0 | _ | _ | 2.0 | _ | _ | 2.0 | V |
| differential input voltage V_{ID} (diff p- p) after device configuration ⁽¹⁸⁾ , | $V_{CCR_GXB} = 0.90 V$ (V _{ICM} = 0.6 V) | _ | _ | 2.4 | _ | _ | 2.4 | _ | _ | 2.4 | V |
| (22) | $V_{CCR_GXB} = 0.85 V$ (V _{ICM} = 0.6 V) | | | 2.4 | | | 2.4 | | | 2.4 | V |
| Minimum differential eye opening at receiver serial input pins ^{(6), (22),} (27) | _ | 85 | | _ | 85 | _ | _ | 85 | _ | _ | mV |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 3 of 7)

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

| | | ATX PLL | | | CMU PLL ⁽²⁾ |) | | fPLL | |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------------|----------------------------------|--------------------------|-------------------------------|
| Clock Network | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span |
| x1 ⁽³⁾ | 14.1 | — | 6 | 12.5 | _ | 6 | 3.125 | _ | 3 |
| x6 ⁽³⁾ | _ | 14.1 | 6 | _ | 12.5 | 6 | _ | 3.125 | 6 |
| x6 PLL Feedback ⁽⁴⁾ | _ | 14.1 | Side- wide | _ | 12.5 | Side- wide | | _ | _ |
| xN (PCIe) | _ | 8.0 | 8 | _ | 5.0 | 8 | _ | _ | _ |
| VN (Native DHV ID) | 8.0 | 8.0 | Up to 13 channels above and below PLL | 7.99 | 7 00 | Up to 13 channels above | 3 1 2 5 | 3.125 | Up to 13 channels above |
| xN (Native PHY IP) | _ | 8.01 to 9.8304 | Up to 7 channels above and below PLL | 7.55 | 7.99 | and below PLL | 3.125 | 0.120 | and below PLL |

Notes to Table 24:

(1) Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

(2) ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

(3) Channel span is within a transceiver bank.

(4) Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

| Symbol/ | Conditions | : | Transceive Speed Grade | | | Transceive peed Grade | | Unit |
|--|--|-----------|---------------------------|--------------|------------------------|--------------------------|--------------|-----------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Reference Clock | | | | | | | | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCN | /IL, 1.4-V PC | ML, 1.5-V P | CML, 2.5-V and HCSL | PCML, Diffe | rential LVPE | ECL, LVDS |
| | RX reference clock pin | | 1.4-V PCML | ., 1.5-V PCN | IL, 2.5-V PC | ML, LVPEC | L, and LVDS | 6 |
| Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾ | _ | 40 | _ | 710 | 40 | _ | 710 | MHz |
| Input Reference Clock Frequency (ATX PLL) ⁽⁶⁾ | _ | 100 | - | 710 | 100 | _ | 710 | MHz |
| Rise time | 20% to 80% | | _ | 400 | | — | 400 | |
| Fall time | 80% to 20% | | | 400 | — | | 400 | ps |
| Duty cycle | — | 45 | | 55 | 45 | | 55 | % |
| Spread-spectrum modulating clock frequency | PCI Express (PCIe) | 30 | _ | 33 | 30 | _ | 33 | kHz |
| Spread-spectrum downspread | PCle | _ | 0 to -0.5 | | _ | 0 to -0.5 | _ | % |
| On-chip termination resistors ⁽¹⁹⁾ | _ | _ | 100 | _ | _ | 100 | _ | Ω |
| Absolute V _{MAX} ⁽³⁾ | Dedicated reference clock pin | | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | |
| Absolute V _{MIN} | — | -0.4 | — | — | -0.4 | — | — | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | | 1050/1000 (| 2) | | 1050/1000 (| 2) | mV |
| | RX reference clock pin | 1 | .0/0.9/0.85 (| 22) | 1 | .0/0.9/0.85 (| 22) | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | mV |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) ⁽¹⁾

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)⁽¹⁾

| Symbol/ | Conditions | | Transceive Speed Grade | | | Fransceive Deed Grade | | Unit |
|---|--|--------|---------------------------|--------------|--------------|--------------------------|-------------|----------|
| Description | | Min | Тур | Max | Min | Тур | Max | Ī |
| | 100 Hz | | | -70 | | | -70 | |
| Transmitter REFCLK | 1 kHz | | _ | -90 | _ | _ | -90 | - |
| Phase Noise (622 | 10 kHz | | _ | -100 | _ | _ | -100 | dBc/Hz |
| MHz) ⁽¹⁸⁾ | 100 kHz | | — | -110 | _ | — | -110 | - |
| | \geq 1 MHz | | — | -120 | _ | — | -120 | - |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁵⁾ | 10 kHz to 1.5 MHz (PCIe) | | _ | 3 | _ | | 3 | ps (rms) |
| RREF ⁽¹⁷⁾ | — | | 1800 ± 1% | _ | _ | 1800 ± 1% | _ | Ω |
| Transceiver Clocks | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |
| Reconfiguration clock (mgmt_clk_clk) frequency | _ | 100 | _ | 125 | 100 | _ | 125 | MHz |
| Receiver | | | | • | | | | |
| Supported I/O Standards | — | | 1.4-V PCMI | _, 1.5-V PCM | L, 2.5-V PCI | ML, LVPEC | L, and LVDS | 3 |
| Data rate (Standard PCS) ⁽²¹⁾ | GX channels | 600 | _ | 8500 | 600 | _ | 8500 | Mbps |
| Data rate (10G PCS) ⁽²¹⁾ | GX channels | 600 | _ | 12,500 | 600 | _ | 12,500 | Mbps |
| Data rate | GT channels | 19,600 | — | 28,050 | 19,600 | — | 25,780 | Mbps |
| Absolute V _{MAX} for a receiver pin ⁽³⁾ | GT channels | _ | _ | 1.2 | _ | _ | 1.2 | V |
| Absolute V _{MIN} for a receiver pin | GT channels | -0.4 | _ | _ | -0.4 | | _ | V |
| Maximum peak-to-peak | GT channels | _ | — | 1.6 | — | — | 1.6 | V |
| differential input voltage V _{ID} (diff p-p) before device configuration ⁽²⁰⁾ | GX channels | | | | (8) | | | |
| | GT channels | | | | | | | |
| Maximum peak-to-peak differential input voltage V_{ID} (diff p-p) after device configuration (¹⁶), (²⁰) | V _{CCR_GTB} = 1.05 V (V _{ICM} = 0.65 V) | — | - | 2.2 | _ | _ | 2.2 | V |
| oomguration (), () | GX channels | | • | • | (8) | | | |
| Minimum differential | GT channels | 200 | _ | | 200 | | | mV |
| eye opening at receiver serial input pins ⁽⁴⁾ , ⁽²⁰⁾ | GX channels | | | | (8) | | | |

| Symbol/ | Conditions | 5 | Transceiver Speed Grade | | | Transceive peed Grade | | Unit |
|--|---------------------------------------|-----|----------------------------|--------|-------------|--------------------------|--------|-------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Differential on-chip termination resistors ⁽⁷⁾ | GT channels | | 100 | _ | _ | 100 | _ | Ω |
| | 85- Ω setting | _ | 85 ± 30% | _ | _ | 85 ± 30% | _ | Ω |
| Differential on-chip termination resistors | 100-Ω setting | _ | 100 ± 30% | _ | _ | 100 ± 30% | _ | Ω |
| for GX channels ⁽¹⁹⁾ | 120-Ω setting | _ | 120 ± 30% | _ | _ | 120 ± 30% | _ | Ω |
| | 150-Ω setting | | 150 ± 30% | _ | _ | 150 ± 30% | _ | Ω |
| V _{ICM} (AC coupled) | GT channels | | 650 | | — | 650 | — | mV |
| | VCCR_GXB = 0.85 V or 0.9 V | | 600 | _ | _ | 600 | | mV |
| VICM (AC and DC coupled) for GX Channels | VCCR_GXB = 1.0 V full bandwidth | | 700 | _ | _ | 700 | _ | mV |
| | VCCR_GXB = 1.0 V half bandwidth | | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} ⁽⁹⁾ | — | — | — | 10 | — | — | 10 | μs |
| t _{LTD} ⁽¹⁰⁾ | | 4 | | | 4 | | | μs |
| t _{LTD_manual} ⁽¹¹⁾ | — | 4 | — | — | 4 | — | _ | μs |
| t _{LTR_LTD_manual} ⁽¹²⁾ | _ | 15 | | | 15 | — | | μs |
| Run Length | GT channels | _ | _ | 72 | — | — | 72 | CID |
| nun Lengin | GX channels | | | | (8) | | | |
| CDR PPM | GT channels | | | 1000 | _ | — | 1000 | ± PPM |
| | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | _ | 14 | — | — | 14 | dB |
| equalization (AC Gain) ⁽⁵⁾ | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | — | 7.5 | — | — | 7.5 | dB |
| DC gain ⁽⁶⁾ | GX channels | | | | (8) | | | |
| Differential on-chip termination resistors ⁽⁷⁾ | GT channels | _ | 100 | _ | _ | 100 | _ | Ω |
| Transmitter | ·1 | | | | | | | |
| Supported I/O Standards | _ | | | 1.4-V | and 1.5-V F | PCML | | |
| Data rate (Standard PCS) | GX channels | 600 | _ | 8500 | 600 | _ | 8500 | Mbps |
| Data rate (10G PCS) | GX channels | 600 | | 12,500 | 600 | _ | 12,500 | Mbps |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)⁽¹⁾

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) ⁽¹⁾ |
|--|
|--|

| Symbol/ | Conditions | | Transceive peed Grade | | | Fransceive Deed Grade | | Unit |
|--|--|--------|--------------------------|--------------------------------|--------|--------------------------|--------------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Data rate | GT channels | 19,600 | | 28,050 | 19,600 | | 25,780 | Mbps |
| Differential on-chip | GT channels | | 100 | _ | | 100 | | Ω |
| termination resistors | GX channels | | 1 | 1 | (8) | | 11 | |
| | GT channels | | 500 | _ | | 500 | — | mV |
| V_{OCM} (AC coupled) | GX channels | | 1 | 1 | (8) | | 11 | |
| Dies/Fall times | GT channels | _ | 15 | _ | | 15 | — | ps |
| Rise/Fall time | GX channels | | | | (8) | | 1 | |
| Intra-differential pair skew | GX channels | | | | (8) | | | |
| Intra-transceiver block transmitter channel-to- channel skew | GX channels | | | | (8) | | | |
| Inter-transceiver block transmitter channel-to- channel skew | GX channels | | | | (8) | | | |
| CMU PLL | · · · · · · | | | | | | | |
| Supported Data Range | — | 600 | — | 12500 | 600 | — | 8500 | Mbps |
| t _{pll_powerdown} (13) | — | 1 | — | — | 1 | _ | — | μs |
| t _{pll_lock} ⁽¹⁴⁾ | — | _ | — | 10 | — | _ | 10 | μs |
| ATX PLL | | | | | | | | |
| | VCO post- divider L=2 | 8000 | _ | 12500 | 8000 | _ | 8500 | Mbps |
| | L=4 | 4000 | | 6600 | 4000 | _ | 6600 | Mbps |
| Supported Data Rate | L=8 | 2000 | — | 3300 | 2000 | - | 3300 | Mbps |
| Range for GX Channels | L=8, Local/Central Clock Divider =2 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | Mbps |
| Supported Data Rate Range for GT Channels | VCO post- divider L=2 | 9800 | _ | 14025 | 9800 | _ | 12890 | Mbps |
| t _{pll_powerdown} ⁽¹³⁾ | — | 1 | — | — | 1 | — | — | μs |
| t _{pll_lock} ⁽¹⁴⁾ | — | | — | 10 | — | — | 10 | μs |
| fPLL | | | | | | - | · · | |
| Supported Data Range | _ | 600 | | 3250/ 3.125 ⁽²³⁾ | 600 | _ | 3250/ 3.125 ⁽²³⁾ | Mbps |
| t _{pll_powerdown} (13) | | 1 | _ | | 1 | | | μs |

| | | Peformance | | | | | | | | | |
|-----------------------|---|------------|-----------|------|------------------|-----|-----|------|--|--|--|
| Mode | C1 | C2, C2L | 12, 12L | C3 | 13, 13L, 13YY | C4 | 14 | Unit | | | |
| | | Modes us | ing Three | DSPs | | | | | | | |
| One complex 18 x 25 | One complex 18 x 25 425 425 415 340 340 275 265 | | | | | | | | | | |
| Modes using Four DSPs | | | | | | | | | | | |
| One complex 27 x 27 | 465 | 465 | 465 | 380 | 380 | 300 | 290 | MHz | | | |

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

Memory Block Specifications

Table 33 lists the Stratix V memory block specifications.

Table 33. Memory Block Performance Specifications for Stratix V Devices ^{(1), (2)} (Part 1 of 2)

| | | Resour | ces Used | Performance | | | | | | | |
|--------|--|--------|----------|-------------|------------|-----|-----|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L, 13YY | 14 | Unit |
| | Single port, all supported widths | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| MLAB | Simple dual-port, x32/x64 depth | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| IVILAD | Simple dual-port, x16 depth ⁽³⁾ | 0 | 1 | 675 | 675 | 533 | 400 | 675 | 533 | 400 | MHz |
| F | ROM, all supported widths | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| Sumbol | Conditiono | | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, 13L | ., I 3YY | | C4,I | 4 | Ilmit |
|--|--|-----|-----|-----|-----|--------|--------|-----|---------|-----------------|-----|------|------------|-------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 800 | 5 | | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards ⁽³⁾ | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 800 | 5 | _ | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 520 | 5 | _ | 520 | 5 | | 420 | 5 | | 420 | MHz |
| f _{HSCLK_OUT} (output clock frequency) | _ | 5 | _ | 800 | 5 | _ | 800 | 5 | _ | 625 (5) | 5 | _ | 525 (5) | MHz |

| i ani o o o i i i i gii | | C1 | | | | | | | - | ., I3YY | | C4,I | A | |
|---------------------------------------|---|-----|-----|------|-----|-----|--------|-----|-----|---------|-----|------|------|------|
| Symbol | Conditions | | | | - | - | 2, I2L | | - | - | | - | | Unit |
| | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| t _{duty} | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | % |
| | True Differential I/O Standards | _ | _ | 160 | _ | _ | 160 | _ | _ | 200 | _ | _ | 200 | ps |
| t _{rise} & t _{fall} | Emulated Differential I/O Standards with three external output resistor networks | | | 250 | | | 250 | | | 250 | | | 300 | ps |
| | True Differential I/O Standards | _ | _ | 150 | _ | _ | 150 | _ | _ | 150 | _ | _ | 150 | ps |
| TCCS | Emulated Differential I/O Standards | _ | | 300 | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | ps |
| Receiver | | | | | | | | | | | | | | |
| | SERDES factor J = 3 to 10 (11), (12), (13), (14), (15), (16) | 150 | | 1434 | 150 | _ | 1434 | 150 | _ | 1250 | 150 | _ | 1050 | Mbps |
| True Differential I/O Standards | SERDES factor J ≥ 4 LVDS RX with DPA (12), (14), (15), (16) | 150 | | 1600 | 150 | | 1600 | 150 | | 1600 | 150 | | 1250 | Mbps |
| - f _{HSDRDPA} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | | (7) | (6) | | (7) | (6) | | (7) | (6) | | (7) | Mbps |


Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 3 of 4)

| Jitter Fre | quency (Hz) | Sinusoidal Jitter (UI) |
|------------|-------------|------------------------|
| F1 | 10,000 | 25.000 |
| F2 | 17,565 | 25.000 |
| F3 | 1,493,000 | 0.350 |
| F4 | 50,000,000 | 0.350 |

| Table 38. | LVDS Soft-CDR/D | PA Sinusoidal | Jitter Mask Valu | es for a Data Ra | te > 1.25 Gbps |
|-----------|-----------------|---------------|-------------------------|------------------|----------------|
|-----------|-----------------|---------------|-------------------------|------------------|----------------|

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.





DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1 | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4 | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933 | 300-890 | 300-890 | MHz |

Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices ^{(1), (2)} (Part 1 of 2)

| Speed Grade | Min | Max | Unit |
|------------------|-----|-----|------|
| C1 | 8 | 14 | ps |
| C2, C2L, I2, I2L | 8 | 14 | ps |
| C3,I3, I3L, I3YY | 8 | 15 | ps |


| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| FPP ×32 | Disabled | Enabled | 4 |
| FFF X02 | Enabled | Disabled | 8 |
| | Enabled | Enabled | 8 |

Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V_{CCPGM} must be high enough to meet the V_{IH} specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V_{CCPGM} .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA [7..0]. If you use FPP ×16, use DATA [15..0].

IF the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.




Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 60

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is more than 1.

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------------------------|---|---|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nSTATUS low pulse width | 268 | 1,506 ⁽²⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} ⁽⁵⁾ | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μS |
| t _{ST2CK} ⁽⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | — | μS |
| t _{DSU} | DATA [] setup time before rising edge on DCLK | 5.5 | | ns |
| t _{DH} | DATA [] hold time after rising edge on DCLK | N-1/f _{DCLK} ⁽⁵⁾ | | S |
| t _{CH} | DCLK high time | $0.45 	imes 1/f_{MAX}$ | | S |
| t _{CL} | DCLK low time | $0.45\times1/f_{MAX}$ | | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | | S |
| ſ | DCLK frequency (FPP ×8/×16) | — | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | — | 100 | MHz |
| t _R | Input rise time | — | 40 | ns |
| t _F | Input fall time | — | 40 | ns |
| t _{CD2UM} | CONF_DONE high to user mode ⁽³⁾ | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the ${\tt DCLK}\mbox{-to-DATA}$ ratio and $f_{{\tt DCLK}}$ is the ${\tt DCLK}$ frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol | Parameter | Minimum | Maximum | Units | |
|-----------------------------------|---|--|----------------------|-------|--|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns | |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns | |
| t _{CFG} | nCONFIG low pulse width | 2 | — | μS | |
| t _{status} | nSTATUS low pulse width | 268 | 1,506 ⁽¹⁾ | μS | |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS | |
| t _{CF2CK} ⁽⁵⁾ | nCONFIG high to first rising edge on DCLK | 1,506 | — | μS | |
| t _{ST2CK} ⁽⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | — | μS | |
| t _{DSU} | DATA [] setup time before rising edge on DCLK | 5.5 | _ | ns | |
| t _{DH} | DATA [] hold time after rising edge on DCLK | 0 | _ | ns | |
| t _{CH} | DCLK high time | $0.45\times 1/f_{MAX}$ | — | S | |
| t _{CL} | DCLK low time | $0.45\times 1/f_{MAX}$ | — | S | |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S | |
| f _{MAX} | DCLK frequency | — | 125 | MHz | |
| t _{CD2UM} | CONF_DONE high to user mode ⁽³⁾ | 175 | 437 | μS | |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | — | _ | |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | $\begin{array}{c} t_{\text{CD2CU}} + \\ (8576 \times \text{CLKUSR} \\ \text{period}) \ \ ^{(4)} \end{array}$ | _ | _ | |

Notes to Table 54:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.

(5) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

| Table 55. Initialization Clock Source Option and the Maximu |
|---|
|---|

| Initialization Clock Source | Configuration Schemes | Maximum Frequency | Minimum Number of Clock Cycles ⁽¹⁾ |
|--------------------------------|----------------------------|----------------------|--|
| Internal Oscillator | AS, PS, FPP | 12.5 MHz | |
| CLKUSR | AS, PS, FPP ⁽²⁾ | 125 MHz | 8576 |
| DCLK | PS, FPP | 125 MHz | |

Notes to Table 55:

(1) The minimum number of clock cycles required for device initialization.

(2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

| Table 60. | Glossary | (Part 3 of 4) |
|-----------|----------|---------------|
|-----------|----------|---------------|

| Letter | Subject | Definitions | | | |
|--------|---|--|--|--|--|
| | SW (sampling window) | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window RSKM 0.5 x TCCS RSKM | | | |
| S | Single-ended voltage referenced I/O standard | The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal value. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of th receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshol This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: Single-Ended Voltage Referenced I/O Standard Vielaci Vielaci | | | |
| | t _C | High-speed receiver and transmitter input and output clock period. | | | |
| | TCCS (channel- to-channel-skew) | The timing difference between the fastest and slowest output edges, including t_{co} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table). | | | |
| | t _{DUTY} | High-speed I/O block—Duty cycle on the high-speed transmitter output clock. | | | |
| т | | Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_c/w)$ | | | |
| | t _{FALL} | Signal high-to-low transition time (80-20%) | | | |
| | t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input. Period jitter on the general purpose I/O driven by a PLL. | | | |
| | t _{OUTPJ_IO} | | | | |
| | t _{outpj_dc} | Period jitter on the dedicated clock output driven by a PLL. | | | |
| | t _{RISE} | Signal low-to-high transition time (20-80%) | | | |
| U | _ | _ | | | |

Document Revision History

Table 61 lists the revision history for this chapter.

 Table 61. Document Revision History (Part 1 of 3)

| Date | Version | Changes | | |
|---------------|---------|---|--|--|
| June 2018 | 3.9 | Added the "Stratix V Device Overshoot Duration" figure. | | |
| | | Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table. | | |
| | | Changed the minimum value for t_{CD2UMC} in the "PS Timing Parameters for Stratix V Devices" table. | | |
| | | Changed the condition for 100-Ω R_D in the "OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices" table. | | |
| April 2017 | 3.8 | Changed the minimum value for t_{CD2UMC} in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table | | |
| | | Changed the minimum value for t_{CD2UMC} in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table. | | |
| | | Changed the minimum value for t_{CD2UMC} in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table. | | |
| | | Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency" table. | | |
| June 2016 | 3.7 | Added the V_{ID} minimum specification for LVPECL in the "Differential I/O Standard Specifications for Stratix V Devices" table | | |
| Julie 2010 | | Added the I_{OUT} specification to the "Absolute Maximum Ratings for Stratix V Devices" table. | | |
| December 2015 | 3.6 | Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table. | | |
| December 2015 | 35 | Changed the transmitter, receiver, and ATX PLL data rate specifications in the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |
| December 2015 | | Changed the configuration .rbf sizes in the "Uncompressed .rbf Sizes for Stratix V Devices" table. | | |
| | | • Changed the data rate specification for transceiver speed grade 3 in the following tables: | | |
| | | "Transceiver Specifications for Stratix V GX and GS Devices" | | |
| | | "Stratix V Standard PCS Approximate Maximum Date Rate" | | |
| | 15 3.4 | "Stratix V 10G PCS Approximate Maximum Data Rate" | | |
| July 2015 | | Changed the conditions for reference clock rise and fall time, and added a note to the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |
| cuij _010 | | Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |
| | | Changed the t_{co} maximum value in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table. | | |
| | | Removed the CDR ppm tolerance specification from the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |