



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 220000   |
| Number of Logic Elements/Cells | 583000   |
| Total RAM Bits                 | 46080000   |
| Number of I/O                  | 840  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1932-BBGA, FCBGA   |
| Supplier Device Package        | 1932-FBGA, FC (45x45)                                      |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgsed6n2f45i3l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Page 4 Electrical Characteristics

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

**Table 5. Maximum Allowed Overshoot During Transitions** 

| Symbol  | Description      | Condition (V) | Overshoot Duration as %<br>@ T <sub>J</sub> = 100°C | Unit |
|---------|------------------|---------------|---|------|
|         |                  | 3.8           | 100   | %    |
|         |                  | 3.85          | 64  | %    |
|         | AC input voltage | 3.9           | 36  | %    |
|         |                  | 3.95          | 21  | %    |
| Vi (AC) |                  | 4             | 12  | %    |
|         |                  | 4.05          | 7   | %    |
|         |                  | 4.1           | 4   | %    |
|         |                  | 4.15          | 2   | %    |
|         |                  | 4.2           | 1   | %    |

Figure 1. Stratix V Device Overshoot Duration



Page 6 Electrical Characteristics

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

| Symbol | Description             | Condition    | Min <sup>(4)</sup> | Тур | Max <sup>(4)</sup> | Unit |
|--------|-------------------------|--------------|--------------------|-----|--------------------|------|
| t      | Power supply ramp time  | Standard POR | 200 μs             | _   | 100 ms             | _    |
| LRAMP  | Fower supply rainp line | Fast POR     | 200 μs             | _   | 4 ms               | _    |

#### Notes to Table 6:

- (1)  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect V<sub>CCBAT</sub> to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V<sub>CCBAT</sub>. Stratix V devices will not exit POR if V<sub>CCBAT</sub> stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.
- (4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol                | Description   | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |  |
|-----------------------|---|------------|------------------------|---------|------------------------|------|--|
| V <sub>CCA_GXBL</sub> | Transceiver channel PLL power supply (left  | GX, GS, GT | 2.85                   | 3.0     | 3.15                   | V    |  |
| (1), (3)              | side)   | ७४, ७७, ७१ | 2.375                  | 2.5     | 2.625                  | V    |  |
| V <sub>CCA_GXBR</sub> | Transceiver channel PLL power supply (right   | GX, GS     | 2.85                   | 3.0     | 3.15                   | V    |  |
| $(1), (\overline{3})$ | side)   | রম, রহ     | 2.375                  | 2.5     | 2.625                  | V    |  |
| V <sub>CCA_GTBR</sub> | Transceiver channel PLL power supply (right side)   | GT         | 2.85                   | 3.0     | 3.15                   | V    |  |
|                       | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades)               | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |  |
| V <sub>CCHIP_L</sub>  | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |  |
|                       | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades)              | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |  |
| $V_{\text{CCHIP}\_R}$ | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |  |
|                       | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades)                   | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |  |
| V <sub>CCHSSI_L</sub> | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)      | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |  |
|                       | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades)                  | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |  |
| V <sub>CCHSSI_R</sub> | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)     | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |  |
|                       |   |            | 0.82                   | 0.85    | 0.88                   |      |  |
| V <sub>CCR_GXBL</sub> | Receiver analog power supply (left side)  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |  |
| (2)                   | Treceiver arialog power supply (left side)  | un, us, ui | 0.97                   | 1.0     | 1.03                   | V    |  |
|                       |   |            | 1.03                   | 1.05    | 1.07                   |      |  |

Electrical Characteristics Page 9

## I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

Table 9. I/O Pin Leakage Current for Stratix V Devices (1)

| Symbol          | Description        | Conditions                                 | Min | Тур | Max | Unit |
|-----------------|--------------------|--|-----|-----|-----|------|
| I               | Input pin          | $V_I = 0 V to V_{CCIOMAX}$                 | -30 | _   | 30  | μΑ   |
| I <sub>OZ</sub> | Tri-stated I/O pin | $V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$ | -30 | _   | 30  | μΑ   |

#### Note to Table 9:

(1) If  $V_0 = V_{CCIO}$  to  $V_{CCIOMax}$ , 100  $\mu A$  of leakage current per I/O is expected.

### **Bus Hold Specifications**

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

|                               |                   |  |       |      | V <sub>CCIO</sub> |      |       |      |       |      |       |      |      |
|-------------------------------|-------------------|--|-------|------|-------------------|------|-------|------|-------|------|-------|------|------|
| Parameter                     | Symbol            | Conditions                                     | 1.2   | 2 V  | 1.9               | 5 V  | 1.8   | B V  | 2.    | 5 V  | 3.0   | V    | Unit |
|                               |                   |  | Min   | Max  | Min               | Max  | Min   | Max  | Min   | Max  | Min   | Max  |      |
| Low<br>sustaining<br>current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5  | _    | 25.0              | _    | 30.0  | _    | 50.0  | _    | 70.0  | _    | μА   |
| High<br>sustaining<br>current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | -22.5 | _    | -25.0             | _    | -30.0 | _    | -50.0 | —    | -70.0 | _    | μА   |
| Low<br>overdrive<br>current   | I <sub>ODL</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _     | 120  | _                 | 160  | _     | 200  | _     | 300  | _     | 500  | μА   |
| High<br>overdrive<br>current  | I <sub>ODH</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _     | -120 | _                 | -160 | _     | -200 | _     | -300 | _     | -500 | μА   |
| Bus-hold<br>trip point        | V <sub>TRIP</sub> | _  | 0.45  | 0.95 | 0.50              | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

## **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 1 of 2)

|                     |   |  | Calibration Accuracy |       |                |       |      |
|---------------------|---|--|----------------------|-------|----------------|-------|------|
| Symbol              | Description   | Conditions                                       | <b>C</b> 1           | C2,I2 | C3,I3,<br>I3YY | C4,I4 | Unit |
| 25-Ω R <sub>S</sub> | Internal series termination with calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15   | ±15            | ±15   | %    |

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

|  |  |  | Calibration Accuracy |            |                |            |      |  |
|--|--|--|----------------------|------------|----------------|------------|------|--|
| Symbol   | Description  | Conditions                                       | C1                   | C2,I2      | C3,I3,<br>I3YY | C4,I4      | Unit |  |
| 50-Ω R <sub>S</sub>  | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |  |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ $R_S$  | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | ±15                  | ±15        | ±15            | ±15        | %    |  |
| $48$ - $\Omega$ , $60$ - $\Omega$ , $80$ - $\Omega$ , and $240$ - $\Omega$ R <sub>S</sub>  | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)                  | V <sub>CCIO</sub> = 1.2 V                        | ±15                  | ±15        | ±15            | ±15        | %    |  |
| 50-Ω R <sub>T</sub>  | Internal parallel termination with calibration (50-Ω setting)  | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |  |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting) | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25 V         | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |  |
| 60- $\Omega$ and 120- $\Omega$ R <sub>T</sub>  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | V <sub>CCIO</sub> = 1.2                          | -10 to +40           | -10 to +40 | -10 to +40     | -10 to +40 | %    |  |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S\_left\_shift} \end{array}$   | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)                               | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15                  | ±15        | ±15            | ±15        | %    |  |

#### Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

|                             |  |                                   | Resistance Tolerance |       |                 |        |      |
|-----------------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|
| Symbol                      | Description  | Conditions                        | <b>C</b> 1           | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CC10</sub> = 3.0 and 2.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CC10</sub> = 1.8 and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35   | ±50             | ±50    | %    |

<sup>(1)</sup> OCT calibration accuracy is valid at the time of calibration only.

Electrical Characteristics Page 11

|                      |  |                                   | Resistance Tolerance |       |                 |        |      |
|----------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|
| Symbol               | Description  | Conditions                        | C1                   | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35   | ±50             | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100-Ω setting)                      | V <sub>CCPD</sub> = 2.5 V         | ±25                  | ±25   | ±25             | ±25    | %    |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

#### Notes to Equation 1:

- (1) The  $R_{OCT}$  value shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power-up.
- (5) dR/dT is the percentage change of  $R_{SCAL}$  with temperature.
- (6) dR/dV is the percentage change of  $R_{SCAL}$  with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) (1)

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit |  |
|--------|--|-----------------------|---------|------|--|
|        |  | 3.0                   | 0.0297  |      |  |
|        | OCT variation with voltage without recalibration | 2.5                   | 0.0344  | %/mV |  |
| dR/dV  |  | 1.8                   | 0.0499  |      |  |
|        |  | 1.5                   | 0.0744  | -    |  |
|        |  | 1.2                   | 0.1241  |      |  |

Page 12 Electrical Characteristics

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2) (1)

| Symbol | Description  | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
|        |  | 3.0                   | 0.189   |      |
|        |  | 2.5                   | 0.208   |      |
| dR/dT  | OCT variation with temperature without recalibration | 1.8                   | 0.266   | %/°C |
|        | Willout recalibration                                | 1.5                   | 0.273   | 1    |
|        |  | 1.2                   | 0.317   |      |

#### Note to Table 13:

(1) Valid for a  $V_{\text{CCIO}}$  range of  $\pm 5\%$  and a temperature range of  $0^\circ$  to  $85^\circ\text{C}.$ 

## **Pin Capacitance**

Table 14 lists the Stratix V device family pin capacitance.

**Table 14. Pin Capacitance for Stratix V Devices** 

| Symbol             | Description  | Value | Unit |
|--------------------|--|-------|------|
| C <sub>IOTB</sub>  | Input capacitance on the top and bottom I/O pins                 | 6     | pF   |
| C <sub>IOLR</sub>  | Input capacitance on the left and right I/O pins                 | 6     | pF   |
| C <sub>OUTFB</sub> | Input capacitance on dual-purpose clock output and feedback pins | 6     | pF   |

#### **Hot Socketing**

Table 15 lists the hot socketing specifications for Stratix V devices.

Table 15. Hot Socketing Specifications for Stratix V Devices

| Symbol                    | Description                                | Maximum             |
|---------------------------|--|---------------------|
| I <sub>IOPIN (DC)</sub>   | DC current per I/O pin                     | 300 μΑ              |
| I <sub>IOPIN (AC)</sub>   | AC current per I/O pin                     | 8 mA <sup>(1)</sup> |
| I <sub>XCVR-TX (DC)</sub> | DC current per transceiver transmitter pin | 100 mA              |
| I <sub>XCVR-RX (DC)</sub> | DC current per transceiver receiver pin    | 50 mA               |

### Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard        | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)        | V <sub>IH(D</sub>       | <sub>C)</sub> (V)        | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I <sub>ol</sub> (mA)   | l <sub>oh</sub> |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru        | Min                | Max                       | Min                     | Max                      | Max                        | Min                     | Max                        | Min                        | I <sub>OI</sub> (IIIA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1 | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 8                      | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 16                     | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> – 0.13   | V <sub>REF</sub> + 0.13 | _                        | V <sub>REF</sub> – 0.22    | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCIO</sub>  | _                      |                 |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       | V <sub>SWIN</sub> | <sub>G(DC)</sub> (V)    |                              | V <sub>X(AC)</sub> (V) |                              | V <sub>SWING(</sub>                        | <sub>AC)</sub> (V)                            |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|------------------------------|------------------------|------------------------------|--|---|
| I/O Standard            | Min   | Тур                   | Max   | Min               | Max                     | Min                          | Тур                    | Max                          | Min  | Max   |
| SSTL-2 Class<br>I, II   | 2.375 | 2.5                   | 2.625 | 0.3               | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.2   | _                      | V <sub>CCIO</sub> /2 + 0.2   | 0.62                                       | V <sub>CCIO</sub> + 0.6                       |
| SSTL-18 Class<br>I, II  | 1.71  | 1.8                   | 1.89  | 0.25              | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.175 | _                      | V <sub>CCIO</sub> /2 + 0.175 | 0.5  | V <sub>CCIO</sub> + 0.6                       |
| SSTL-15 Class<br>I, II  | 1.425 | 1.5                   | 1.575 | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | _                      | V <sub>CCIO</sub> /2 + 0.15  | 0.35                                       | _   |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.45  | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.31  | 0.18              | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | _   |
| SSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.18              | _                       | V <sub>REF</sub><br>-0.15    | V <sub>CCIO</sub> /2   | V <sub>REF</sub> + 0.15      | -0.30                                      | 0.30  |

### Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O                    |       | V <sub>CCIO</sub> (V) |       | V <sub>DIF(</sub> | <sub>DC)</sub> (V) |      | V <sub>X(AC)</sub> (V) |      | V <sub>CM(DC)</sub> (V) |     |      | V <sub>DIF(AC)</sub> (V) |     |
|------------------------|-------|-----------------------|-------|-------------------|--------------------|------|------------------------|------|-------------------------|-----|------|--------------------------|-----|
| Standard               | Min   | Тур                   | Max   | Min               | Max                | Min  | Тур                    | Max  | Min                     | Тур | Max  | Min                      | Max |
| HSTL-18<br>Class I, II | 1.71  | 1.8                   | 1.89  | 0.2               | _                  | 0.78 | _                      | 1.12 | 0.78                    | _   | 1.12 | 0.4                      | _   |
| HSTL-15<br>Class I, II | 1.425 | 1.5                   | 1.575 | 0.2               |                    | 0.68 | _                      | 0.9  | 0.68                    |     | 0.9  | 0.4                      | _   |

<sup>(1)</sup> The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)})$  and  $V_{IL(DC)})$ .

Page 26 Switching Characteristics

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

| Made (2)            | Transceiver                              | PMA Width                                | 20      | 20      | 16      | 16      | 10  | 10  | 8    | 8    |
|---------------------|--|--|---------|---------|---------|---------|-----|-----|------|------|
| Mode <sup>(2)</sup> | Speed Grade                              | PCS/Core Width                           | 40      | 20      | 32      | 16      | 20  | 10  | 16   | 8    |
|                     | 1  | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
| 2                   | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2                                     | 11.4    | 9.76    | 9.12    | 6.5     | 5.8 | 5.2 | 4.72 |      |
|                     | 2  | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
| FIFO                |  | C1, C2, C2L, I2, I2L core speed grade    | 8.5     | 8.5     | 8.5     | 8.5     | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 3  | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |  | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |  | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.8 | 4.2 | 3.84 | 3.44 |
|                     | 1  | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2  | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2  | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
| Register            | r  | C1, C2, C2L, I2, I2L<br>core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 3  | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |  | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |  | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.4 | 4.1 | 3.52 | 3.28 |

#### Notes to Table 25:

<sup>(1)</sup> The maximum data rate is in Gbps.

<sup>(2)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

<sup>(3)</sup> The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

| Mode <sup>(2)</sup>                | Transceiver | PMA Width                                | 64       | 40    | 40    | 40   | 32       | 32    |  |
|------------------------------------|-------------|--|----------|-------|-------|------|----------|-------|--|
| Speed Grade                        |             | PCS Width                                | 64       | 66/67 | 50    | 40   | 64/66/67 | 32    |  |
|                                    | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 14.1     | 14.1  | 10.69 | 14.1 | 13.6     | 13.6  |  |
|                                    | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.5     | 12.5  | 10.69 | 12.5 | 12.5     | 12.5  |  |
|                                    | 2           | C3, I3, I3L<br>core speed grade          | 12.5     | 12.5  | 10.69 | 12.5 | 10.88    | 10.88 |  |
| FIFO or<br>Register                |             | C1, C2, C2L, I2, I2L<br>core speed grade |          |       |       |      |          |       |  |
|                                    | 3           | C3, I3, I3L<br>core speed grade          | 8.5 Gbps |       |       |      |          |       |  |
|                                    | 3           | C4, I4<br>core speed grade               |          |       |       |      |          |       |  |
| I3YY core speed grade 10.3125 Gbps |             |  |          |       |       |      |          |       |  |

#### Notes to Table 26:

<sup>(1)</sup> The maximum data rate is in Gbps.

<sup>(2)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)  $^{(1)}$ 

| Symbol/  | Conditions  | S      | Transceive<br>peed Grade |              |              | Transceive<br>Deed Grade |             | Unit     |
|--|---|--------|--------------------------|--------------|--------------|--------------------------|-------------|----------|
| Description  |   | Min    | Тур                      | Max          | Min          | Тур                      | Max         | 1        |
|  | 100 Hz  | _      | _                        | -70          | _            | _                        | -70         |          |
| Transmitter REFCLK   | 1 kHz   | _      | _                        | -90          |              | _                        | -90         |          |
| Phase Noise (622   | 10 kHz  | _      | _                        | -100         | _            | _                        | -100        | dBc/Hz   |
| MHz) <sup>(18)</sup>   | 100 kHz   | _      | _                        | -110         | _            | _                        | -110        |          |
|  | ≥1 MHz  |        | _                        | -120         | _            |                          | -120        | 1        |
| Transmitter REFCLK<br>Phase Jitter (100<br>MHz) <sup>(15)</sup>  | 10 kHz to<br>1.5 MHz<br>(PCle)                                | _      | _                        | 3            | _            | _                        | 3           | ps (rms) |
| RREF (17)  | _   | _      | 1800<br>± 1%             | _            | _            | 1800<br>± 1%             | _           | Ω        |
| Transceiver Clocks   |   |        |                          |              |              |                          |             |          |
| fixedclk clock<br>frequency  | PCIe<br>Receiver<br>Detect                                    | _      | 100 or<br>125            | _            | _            | 100 or<br>125            | _           | MHz      |
| Reconfiguration clock<br>(mgmt_clk_clk)<br>frequency   |   | 100    | _                        | 125          | 100          |                          | 125         | MHz      |
| Receiver   |   |        |                          |              |              |                          |             |          |
| Supported I/O<br>Standards   | _   |        | 1.4-V PCML               | , 1.5-V PCML | _, 2.5-V PCI | ML, LVPEC                | L, and LVDS | 6        |
| Data rate<br>(Standard PCS) (21)   | GX channels   | 600    | _                        | 8500         | 600          | _                        | 8500        | Mbps     |
| Data rate<br>(10G PCS) (21)  | GX channels   | 600    | _                        | 12,500       | 600          | _                        | 12,500      | Mbps     |
| Data rate  | GT channels   | 19,600 | _                        | 28,050       | 19,600       | _                        | 25,780      | Mbps     |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>  | GT channels   | _      | _                        | 1.2          |              | _                        | 1.2         | V        |
| Absolute V <sub>MIN</sub> for a receiver pin   | GT channels   | -0.4   | _                        | _            | -0.4         | _                        | _           | V        |
| Maximum peak-to-peak   | GT channels   |        | _                        | 1.6          | _            |                          | 1.6         | V        |
| differential input<br>voltage V <sub>ID</sub> (diff p-p)<br>before device<br>configuration <sup>(20)</sup>       | GX channels   |        |                          |              | (8)          |                          |             |          |
|  | GT channels   |        |                          |              |              |                          |             |          |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration (16), (20) | $V_{CCR\_GTB} = 1.05 \text{ V} $ $(V_{ICM} = 0.65 \text{ V})$ | _      | _                        | 2.2          | _            | _                        | 2.2         | V        |
| oomiguration ', ' /  | GX channels   |        |                          | <u> </u>     | (8)          |                          | •           | •        |
| Minimum differential   | GT channels   | 200    | _                        | _            | 200          |                          | _           | mV       |
| eye opening at receiver serial input pins <sup>(4)</sup> , <sup>(20)</sup>                                       | GX channels   |        |                          |              | (8)          |                          |             |          |

Figure 6 shows the Stratix V DC gain curves for GT channels.

## Figure 6. DC Gain Curves for GT Channels

## **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 4 of 4)

| Cumbal                        | Conditions                                       |     | C1  |           | C2, | C2L, I | 2, I2L    | C3, | I3, I3I | ., I3YY   |     | C4,I | 4         | Unit     |
|-------------------------------|--|-----|-----|-----------|-----|--------|-----------|-----|---------|-----------|-----|------|-----------|----------|
| Symbol                        | Conuntions                                       | Min | Тур | Max       | Min | Тур    | Max       | Min | Тур     | Max       | Min | Тур  | Max       | Ullit    |
|                               | SERDES factor J<br>= 3 to 10                     | (6) | _   | (8)       | (6) |        | (8)       | (6) |         | (8)       | (6) | _    | (8)       | Mbps     |
| f <sub>HSDR</sub> (data rate) | SERDES factor J<br>= 2,<br>uses DDR<br>Registers | (6) |     | (7)       | (6) |        | (7)       | (6) |         | (7)       | (6) |      | (7)       | Mbps     |
|                               | SERDES factor J<br>= 1,<br>uses SDR<br>Register  | (6) | _   | (7)       | (6) | _      | (7)       | (6) | _       | (7)       | (6) | _    | (7)       | Mbps     |
| DPA Mode                      |  |     |     |           |     |        |           |     |         |           |     |      |           |          |
| DPA run<br>length             | _  |     | _   | 1000<br>0 |     |        | 1000<br>0 | _   |         | 1000<br>0 | _   | _    | 1000<br>0 | UI       |
| Soft CDR mode                 | •  |     |     |           |     |        |           |     |         |           |     |      |           |          |
| Soft-CDR<br>PPM<br>tolerance  | _  | _   | _   | 300       | _   | _      | 300       | _   | _       | 300       | _   | _    | 300       | ±<br>PPM |
| Non DPA Mode                  | ,  |     |     |           |     |        |           |     |         |           |     |      |           |          |
| Sampling<br>Window            | _  | _   | _   | 300       | _   |        | 300       | _   |         | 300       | _   | _    | 300       | ps       |

#### Notes to Table 36:


- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F<sub>MAX</sub> specification is based on the fast clock used for serial data. The interface F<sub>MAX</sub> is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Table 38. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate  $\geq$  1.25 Gbps

| Jitter Fr | equency (Hz) | Sinusoidal Jitter (UI) |
|-----------|--------------|------------------------|
| F1        | 10,000       | 25.000                 |
| F2        | 17,565       | 25.000                 |
| F3        | 1,493,000    | 0.350                  |
| F4        | 50,000,000   | 0.350                  |

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.

Figure 9. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate < 1.25 Gbps



## DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1      | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4   | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933          | 300-890           | 300-890 | MHz  |

#### Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 1 of 2)


| Speed Grade      | Min | Max | Unit |
|------------------|-----|-----|------|
| C1               | 8   | 14  | ps   |
| C2, C2L, I2, I2L | 8   | 14  | ps   |
| C3,I3, I3L, I3YY | 8   | 15  | ps   |

Configuration Specification Page 57

## FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 (1), (2)



#### Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA[] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the <code>INIT\_DONE</code> pin is configured into the device, the <code>INIT\_DONE</code> goes low.

Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |
|------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _  | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nconfig low to nstatus low                        | _  | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | _                    | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _  | 1,506 <sup>(3)</sup> | μS    |
| t <sub>CF2CK</sub> (6) | nCONFIG high to first rising edge on DCLK         | 1,506  | _                    | μS    |
| t <sub>ST2CK</sub> (6) | nSTATUS high to first rising edge of DCLK         | 2  | _                    | μS    |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0  | _                    | ns    |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |
| f                      | DCLK frequency (FPP ×8/×16)                       | _  | 125                  | MHz   |
| f <sub>MAX</sub>       | DCLK frequency (FPP ×32)                          | _  | 100                  | MHz   |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (4)                   | 175  | 437                  | μS    |
| +                      | GOVER DOVER high to GUVERN anabled                | 4 × maximum  |                      |       |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | DCLK period  | _                    |       |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> + (8576 × CLKUSR period) <sup>(5)</sup> | _                    | _     |

#### Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

## FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Page 64 I/O Timing

## **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications** 

| Parameter                    | Minimum | Maximum | Unit |
|------------------------------|---------|---------|------|
| t <sub>RU_nCONFIG</sub> (1)  | 250     | _       | ns   |
| t <sub>RU_nRSTIMER</sub> (2) | 250     | _       | ns   |

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

**Table 57. 12.5-MHz Internal Oscillator Specifications** 

| Minimum | Typical | Maximum | Units |
|---------|---------|---------|-------|
| 5.3     | 7.9     | 12.5    | MHz   |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Doromotor     | Avoilable             | Min           | Fast       | Model      |                      |       |       | Slow M | lodel       |       |       |    |
|---------------|-----------------------|---------------|------------|------------|----------------------|-------|-------|--------|-------------|-------|-------|----|
| Parameter (1) | Available<br>Settings | Offset<br>(2) | Industrial | Commercial | nmercial C1 C2 C3 C4 |       | C4    | 12     | 13,<br>13YY | 14    | Unit  |    |
| D1            | 64                    | 0             | 0.464      | 0.493      | 0.838                | 0.838 | 0.924 | 1.011  | 0.844       | 0.921 | 1.006 | ns |
| D2            | 32                    | 0             | 0.230      | 0.244      | 0.415                | 0.415 | 0.459 | 0.503  | 0.417       | 0.456 | 0.500 | ns |

Page 66 Glossary

Table 60. Glossary (Part 2 of 4)

| Letter           | Subject                       | Definitions  |
|------------------|-------------------------------|--|
| G                |                               |  |
| Н                | _                             | <del>-</del>   |
| 1                |                               |  |
| J                | JTAG Timing<br>Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus).  JTAG Timing Specifications:  TMS  TDI  TCK  TJPSU  TJ |
| K<br>L<br>M<br>N | _                             |  |
| P                | PLL<br>Specifications         | Diagram of PLL Specifications (1)  CLKOUT Pins  Four Core Clock  Reconfigurable in User Mode  External Feedback  Note:  (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.   |
| Q                | _                             | <del>-</del>   |
| R                | R <sub>L</sub>                | Receiver differential input discrete resistor (external to the Stratix V device).  |
|                  | _ <u>-</u>                    | 1  |

Glossary Page 67

Table 60. Glossary (Part 3 of 4)

| Letter | Subject   | Definitions  |  |  |  |  |  |
|--------|---|--|--|--|--|--|--|
|        | SW (sampling window)                                  | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:  Bit Time  0.5 x TCCS  RSKM  Sampling Window (SW)  RSKM  0.5 x TCCS   |  |  |  |  |  |
| S      | Single-ended<br>voltage<br>referenced I/O<br>standard | The JEDEC standard for <b>SSTL</b> and <b>HSTL</b> I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.  The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:  Single-Ended Voltage Referenced I/O Standard  VIHACO  VIHACO  VILLOCO  V |  |  |  |  |  |
|        | t <sub>C</sub>  | High-speed receiver and transmitter input and output clock period.   |  |  |  |  |  |
|        | TCCS (channel-<br>to-channel-skew)                    | The timing difference between the fastest and slowest output edges, including $t_{\text{CO}}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).   |  |  |  |  |  |
|        |   | High-speed I/O block—Duty cycle on the high-speed transmitter output clock.  |  |  |  |  |  |
| Т      | t <sub>DUTY</sub>                                     | <b>Timing Unit Interval (TUI)</b> The timing budget allowed for skew, propagation delays, and the data sampling window. $(TUI = 1/(receiver input clock frequency multiplication factor) = t_C/w)$   |  |  |  |  |  |
|        | t <sub>FALL</sub>                                     | Signal high-to-low transition time (80-20%)  |  |  |  |  |  |
|        | t <sub>INCCJ</sub>                                    | Cycle-to-cycle jitter tolerance on the PLL clock input.  |  |  |  |  |  |
|        | t <sub>OUTPJ_IO</sub>                                 | Period jitter on the general purpose I/O driven by a PLL.  |  |  |  |  |  |
|        | t <sub>OUTPJ_DC</sub>                                 | Period jitter on the dedicated clock output driven by a PLL.   |  |  |  |  |  |
|        | t <sub>RISE</sub>                                     | Signal low-to-high transition time (20-80%)  |  |  |  |  |  |
| U      | _   |  |  |  |  |  |  |

Document Revision History Page 69

# **Document Revision History**

Table 61 lists the revision history for this chapter.

Table 61. Document Revision History (Part 1 of 3)

| Date          | Version  | Changes   |
|---------------|----------|---|
| June 2018     | 3.9      | ■ Added the "Stratix V Device Overshoot Duration" figure.   |
|               |          | ■ Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.  |
|               |          | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "PS Timing Parameters for Stratix V Devices" table.  |
|               |          | ■ Changed the condition for 100-Ω R <sub>D</sub> in the "OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices" table.                            |
| April 2017    | 3.8      | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table                               |
|               |          | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table.                           |
|               |          | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table.                           |
|               |          | ■ Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency" table.   |
| June 2016     | 3.7      | ■ Added the V <sub>ID</sub> minimum specification for LVPECL in the "Differential I/O Standard Specifications for Stratix V Devices" table                                    |
| Julie 2010    | 3.7      | ■ Added the I <sub>OUT</sub> specification to the "Absolute Maximum Ratings for Stratix V Devices" table.   |
| December 2015 | 3.6      | ■ Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.  |
| December 2015 | 2015 3.5 | ■ Changed the transmitter, receiver, and ATX PLL data rate specifications in the "Transceiver Specifications for Stratix V GX and GS Devices" table.                          |
| December 2013 |          | ■ Changed the configuration .rbf sizes in the "Uncompressed .rbf Sizes for Stratix V Devices" table.  |
|               |          | ■ Changed the data rate specification for transceiver speed grade 3 in the following tables:  |
|               |          | <ul><li>"Transceiver Specifications for Stratix V GX and GS Devices"</li></ul>  |
|               |          | ■ "Stratix V Standard PCS Approximate Maximum Date Rate"  |
|               |          | ■ "Stratix V 10G PCS Approximate Maximum Data Rate"   |
| July 2015     | 3.4      | ■ Changed the conditions for reference clock rise and fall time, and added a note to the "Transceiver Specifications for Stratix V GX and GS Devices" table.                  |
| •             |          | Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Transceiver Specifications for Stratix V GX and GS Devices" table. |
|               |          | ■ Changed the t <sub>CO</sub> maximum value in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table.                                      |
|               |          | ■ Removed the CDR ppm tolerance specification from the "Transceiver Specifications for Stratix V GX and GS Devices" table.  |