



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                     |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                            |
| Number of LABs/CLBs            | 135840                                                                                                                              |
| Number of Logic Elements/Cells | 360000                                                                                                                              |
| Total RAM Bits                 | 19456000                                                                                                                            |
| Number of I/O                  | 360                                                                                                                                 |
| Number of Gates                | -                                                                                                                                   |
| Voltage - Supply               | 0.82V ~ 0.88V                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                  |
| Package / Case                 | 780-BBGA, FCBGA                                                                                                                     |
| Supplier Device Package        | 780-HBGA (33x33)                                                                                                                    |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgsmd4e2h29i3n">https://www.e-xfl.com/product-detail/intel/5sgsmd4e2h29i3n</a> |

### I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

**Table 9. I/O Pin Leakage Current for Stratix V Devices <sup>(1)</sup>**

| Symbol   | Description        | Conditions                                 | Min | Typ | Max | Unit          |
|----------|--------------------|--------------------------------------------|-----|-----|-----|---------------|
| $I_I$    | Input pin          | $V_I = 0 \text{ V to } V_{CCIO\text{MAX}}$ | -30 | —   | 30  | $\mu\text{A}$ |
| $I_{OZ}$ | Tri-stated I/O pin | $V_O = 0 \text{ V to } V_{CCIO\text{MAX}}$ | -30 | —   | 30  | $\mu\text{A}$ |

**Note to Table 9:**

(1) If  $V_O = V_{CCIO}$  to  $V_{CCIO\text{MAX}}$ , 100  $\mu\text{A}$  of leakage current per I/O is expected.

### Bus Hold Specifications

Table 10 lists the Stratix V device family bus hold specifications.

**Table 10. Bus Hold Parameters for Stratix V Devices**

| Parameter               | Symbol            | Conditions                                     | V <sub>CCIO</sub> |      |       |      |       |      |       |      |       |      | Unit |
|-------------------------|-------------------|------------------------------------------------|-------------------|------|-------|------|-------|------|-------|------|-------|------|------|
|                         |                   |                                                | 1.2 V             |      | 1.5 V |      | 1.8 V |      | 2.5 V |      | 3.0 V |      |      |
|                         |                   |                                                | Min               | Max  | Min   | Max  | Min   | Max  | Min   | Max  | Min   | Max  |      |
| Low sustaining current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5              | —    | 25.0  | —    | 30.0  | —    | 50.0  | —    | 70.0  | —    | μA   |
| High sustaining current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | −22.5             | —    | −25.0 | —    | −30.0 | —    | −50.0 | —    | −70.0 | —    | μA   |
| Low overdrive current   | I <sub>ODL</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | —                 | 120  | —     | 160  | —     | 200  | —     | 300  | —     | 500  | μA   |
| High overdrive current  | I <sub>ODH</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | —                 | −120 | —     | −160 | —     | −200 | —     | −300 | —     | −500 | μA   |
| Bus-hold trip point     | V <sub>TRIP</sub> | —                                              | 0.45              | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

### On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

**Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices <sup>(1)</sup> (Part 1 of 2)**

| Symbol             | Description                                                         | Conditions                                            | Calibration Accuracy |          |                |          | Unit |
|--------------------|---------------------------------------------------------------------|-------------------------------------------------------|----------------------|----------|----------------|----------|------|
|                    |                                                                     |                                                       | C1                   | C2,I2    | C3,I3,<br>I3YY | C4,I4    |      |
| 25- $\Omega$ $R_S$ | Internal series termination with calibration (25- $\Omega$ setting) | $V_{\text{CCIO}} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$ | $\pm 15$             | $\pm 15$ | $\pm 15$       | $\pm 15$ | %    |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 2 of 7)**

| Symbol/<br>Description                                             | Conditions                                             | Transceiver Speed<br>Grade 1     |                   |      | Transceiver Speed<br>Grade 2     |                   |      | Transceiver Speed<br>Grade 3     |                   |      | Unit        |
|--------------------------------------------------------------------|--------------------------------------------------------|----------------------------------|-------------------|------|----------------------------------|-------------------|------|----------------------------------|-------------------|------|-------------|
|                                                                    |                                                        | Min                              | Typ               | Max  | Min                              | Typ               | Max  | Min                              | Typ               | Max  |             |
| Spread-spectrum<br>downspread                                      | PCIe                                                   | —                                | 0 to<br>-0.5      | —    | —                                | 0 to<br>-0.5      | —    | —                                | 0 to<br>-0.5      | —    | %           |
| On-chip<br>termination<br>resistors <sup>(21)</sup>                | —                                                      | —                                | 100               | —    | —                                | 100               | —    | —                                | 100               | —    | $\Omega$    |
| Absolute $V_{MAX}$ <sup>(5)</sup>                                  | Dedicated<br>reference<br>clock pin                    | —                                | —                 | 1.6  | —                                | —                 | 1.6  | —                                | —                 | 1.6  | V           |
|                                                                    | RX reference<br>clock pin                              | —                                | —                 | 1.2  | —                                | —                 | 1.2  | —                                | —                 | 1.2  |             |
| Absolute $V_{MIN}$                                                 | —                                                      | -0.4                             | —                 | —    | -0.4                             | —                 | —    | -0.4                             | —                 | —    | V           |
| Peak-to-peak<br>differential input<br>voltage                      | —                                                      | 200                              | —                 | 1600 | 200                              | —                 | 1600 | 200                              | —                 | 1600 | mV          |
| $V_{ICM}$ (AC<br>coupled) <sup>(3)</sup>                           | Dedicated<br>reference<br>clock pin                    | 1050/1000/900/850 <sup>(2)</sup> |                   |      | 1050/1000/900/850 <sup>(2)</sup> |                   |      | 1050/1000/900/850 <sup>(2)</sup> |                   |      | mV          |
|                                                                    | RX reference<br>clock pin                              | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | V           |
| $V_{ICM}$ (DC coupled)                                             | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250                              | —                 | 550  | 250                              | —                 | 550  | 250                              | —                 | 550  | mV          |
| Transmitter<br>REFCLK Phase<br>Noise<br>(622 MHz) <sup>(20)</sup>  | 100 Hz                                                 | —                                | —                 | -70  | —                                | —                 | -70  | —                                | —                 | -70  | dBc/Hz      |
|                                                                    | 1 kHz                                                  | —                                | —                 | -90  | —                                | —                 | -90  | —                                | —                 | -90  | dBc/Hz      |
|                                                                    | 10 kHz                                                 | —                                | —                 | -100 | —                                | —                 | -100 | —                                | —                 | -100 | dBc/Hz      |
|                                                                    | 100 kHz                                                | —                                | —                 | -110 | —                                | —                 | -110 | —                                | —                 | -110 | dBc/Hz      |
|                                                                    | $\geq 1$ MHz                                           | —                                | —                 | -120 | —                                | —                 | -120 | —                                | —                 | -120 | dBc/Hz      |
| Transmitter<br>REFCLK Phase<br>Jitter<br>(100 MHz) <sup>(17)</sup> | 10 kHz to<br>1.5 MHz<br>(PCIe)                         | —                                | —                 | 3    | —                                | —                 | 3    | —                                | —                 | 3    | ps<br>(rms) |
| $R_{REF}$ <sup>(19)</sup>                                          | —                                                      | —                                | 1800<br>$\pm 1\%$ | —    | —                                | 1800<br>$\pm 1\%$ | —    | —                                | 1800<br>$\pm 1\%$ | —    | $\Omega$    |
| <b>Transceiver Clocks</b>                                          |                                                        |                                  |                   |      |                                  |                   |      |                                  |                   |      |             |
| fixedclk clock<br>frequency                                        | PCIe<br>Receiver<br>Detect                             | —                                | 100<br>or<br>125  | —    | —                                | 100<br>or<br>125  | —    | —                                | 100<br>or<br>125  | —    | MHz         |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 3 of 7)**

| Symbol/<br>Description                                                                                                                    | Conditions                                                   | Transceiver Speed<br>Grade 1                         |     |       | Transceiver Speed<br>Grade 2 |     |       | Transceiver Speed<br>Grade 3 |     |                          | Unit |
|-------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|------------------------------------------------------|-----|-------|------------------------------|-----|-------|------------------------------|-----|--------------------------|------|
|                                                                                                                                           |                                                              | Min                                                  | Typ | Max   | Min                          | Typ | Max   | Min                          | Typ | Max                      |      |
| Reconfiguration clock<br>( <code>mgmt_clk_clk</code> )<br>frequency                                                                       | —                                                            | 100                                                  | —   | 125   | 100                          | —   | 125   | 100                          | —   | 125                      | MHz  |
| <b>Receiver</b>                                                                                                                           |                                                              |                                                      |     |       |                              |     |       |                              |     |                          |      |
| Supported I/O Standards                                                                                                                   | —                                                            | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |     |       |                              |     |       |                              |     |                          |      |
| Data rate<br>(Standard PCS)<br>(9), (23)                                                                                                  | —                                                            | 600                                                  | —   | 12200 | 600                          | —   | 12200 | 600                          | —   | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS) (9), (23)                                                                                                          | —                                                            | 600                                                  | —   | 14100 | 600                          | —   | 12500 | 600                          | —   | 8500/<br>10312.5<br>(24) | Mbps |
| Absolute $V_{MAX}$ for<br>a receiver pin <sup>(5)</sup>                                                                                   | —                                                            | —                                                    | —   | 1.2   | —                            | —   | 1.2   | —                            | —   | 1.2                      | V    |
| Absolute $V_{MIN}$ for<br>a receiver pin                                                                                                  | —                                                            | −0.4                                                 | —   | —     | −0.4                         | —   | —     | −0.4                         | —   | —                        | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-<br>p) before device<br>configuration <sup>(22)</sup>          | —                                                            | —                                                    | —   | 1.6   | —                            | —   | 1.6   | —                            | —   | 1.6                      | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-<br>p) after device<br>configuration <sup>(18)</sup> ,<br>(22) | $V_{CCR\_GXB} =$<br>1.0 V/1.05 V<br>( $V_{ICM} =$<br>0.70 V) | —                                                    | —   | 2.0   | —                            | —   | 2.0   | —                            | —   | 2.0                      | V    |
|                                                                                                                                           | $V_{CCR\_GXB} =$<br>0.90 V<br>( $V_{ICM} = 0.6$ V)           | —                                                    | —   | 2.4   | —                            | —   | 2.4   | —                            | —   | 2.4                      | V    |
|                                                                                                                                           | $V_{CCR\_GXB} =$<br>0.85 V<br>( $V_{ICM} = 0.6$ V)           | —                                                    | —   | 2.4   | —                            | —   | 2.4   | —                            | —   | 2.4                      | V    |
| Minimum<br>differential eye<br>opening at<br>receiver serial<br>input pins <sup>(6)</sup> , (22),<br>(27)                                 | —                                                            | 85                                                   | —   | —     | 85                           | —   | —     | 85                           | —   | —                        | mV   |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 4 of 7)**

| Symbol/<br>Description                                     | Conditions                                              | Transceiver Speed<br>Grade 1 |           |     | Transceiver Speed<br>Grade 2 |           |     | Transceiver Speed<br>Grade 3 |           |     | Unit |
|------------------------------------------------------------|---------------------------------------------------------|------------------------------|-----------|-----|------------------------------|-----------|-----|------------------------------|-----------|-----|------|
|                                                            |                                                         | Min                          | Typ       | Max | Min                          | Typ       | Max | Min                          | Typ       | Max |      |
| Differential on-chip termination resistors <sup>(21)</sup> | 85-Ω setting                                            | —                            | 85 ± 30%  | —   | —                            | 85 ± 30%  | —   | —                            | 85 ± 30%  | —   | Ω    |
|                                                            | 100-Ω setting                                           | —                            | 100 ± 30% | —   | —                            | 100 ± 30% | —   | —                            | 100 ± 30% | —   | Ω    |
|                                                            | 120-Ω setting                                           | —                            | 120 ± 30% | —   | —                            | 120 ± 30% | —   | —                            | 120 ± 30% | —   | Ω    |
|                                                            | 150-Ω setting                                           | —                            | 150 ± 30% | —   | —                            | 150 ± 30% | —   | —                            | 150 ± 30% | —   | Ω    |
| V <sub>ICM</sub><br>(AC and DC coupled)                    | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V full bandwidth   | —                            | 600       | —   | —                            | 600       | —   | —                            | 600       | —   | mV   |
|                                                            | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V half bandwidth   | —                            | 600       | —   | —                            | 600       | —   | —                            | 600       | —   | mV   |
|                                                            | V <sub>CCR_GXB</sub> = 1.0 V/1.05 V full bandwidth      | —                            | 700       | —   | —                            | 700       | —   | —                            | 700       | —   | mV   |
|                                                            | V <sub>CCR_GXB</sub> = 1.0 V half bandwidth             | —                            | 750       | —   | —                            | 750       | —   | —                            | 750       | —   | mV   |
| t <sub>LTR</sub> <sup>(11)</sup>                           | —                                                       | —                            | —         | 10  | —                            | —         | 10  | —                            | —         | 10  | μs   |
| t <sub>LTD</sub> <sup>(12)</sup>                           | —                                                       | 4                            | —         | —   | 4                            | —         | —   | 4                            | —         | —   | μs   |
| t <sub>LTD_manual</sub> <sup>(13)</sup>                    | —                                                       | 4                            | —         | —   | 4                            | —         | —   | 4                            | —         | —   | μs   |
| t <sub>LTR_LTD_manual</sub> <sup>(14)</sup>                | —                                                       | 15                           | —         | —   | 15                           | —         | —   | 15                           | —         | —   | μs   |
| Run Length                                                 | —                                                       | —                            | —         | 200 | —                            | —         | 200 | —                            | —         | 200 | UI   |
| Programmable equalization (AC Gain) <sup>(10)</sup>        | Full bandwidth (6.25 GHz)<br>Half bandwidth (3.125 GHz) | —                            | —         | 16  | —                            | —         | 16  | —                            | —         | 16  | dB   |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 6 of 7)**

| Symbol/<br>Description                                                | Conditions                                   | Transceiver Speed<br>Grade 1 |     |                               | Transceiver Speed<br>Grade 2 |     |                               | Transceiver Speed<br>Grade 3 |     |                                     | Unit |
|-----------------------------------------------------------------------|----------------------------------------------|------------------------------|-----|-------------------------------|------------------------------|-----|-------------------------------|------------------------------|-----|-------------------------------------|------|
|                                                                       |                                              | Min                          | Typ | Max                           | Min                          | Typ | Max                           | Min                          | Typ | Max                                 |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | —                            | —   | 500                           | —                            | —   | 500                           | —                            | —   | 500                                 | ps   |
| <b>CMU PLL</b>                                                        |                                              |                              |     |                               |                              |     |                               |                              |     |                                     |      |
| Supported Data<br>Range                                               | —                                            | 600                          | —   | 12500                         | 600                          | —   | 12500                         | 600                          | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —                                            | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                                   | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —                                            | —                            | —   | 10                            | —                            | —   | 10                            | —                            | —   | 10                                  | μs   |
| <b>ATX PLL</b>                                                        |                                              |                              |     |                               |                              |     |                               |                              |     |                                     |      |
| Supported Data<br>Rate Range                                          | VCO<br>post-divider<br>L=2                   | 8000                         | —   | 14100                         | 8000                         | —   | 12500                         | 8000                         | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
|                                                                       | L=4                                          | 4000                         | —   | 7050                          | 4000                         | —   | 6600                          | 4000                         | —   | 6600                                | Mbps |
|                                                                       | L=8                                          | 2000                         | —   | 3525                          | 2000                         | —   | 3300                          | 2000                         | —   | 3300                                | Mbps |
|                                                                       | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000                         | —   | 1762.5                        | 1000                         | —   | 1762.5                        | 1000                         | —   | 1762.5                              | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —                                            | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                                   | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —                                            | —                            | —   | 10                            | —                            | —   | 10                            | —                            | —   | 10                                  | μs   |
| <b>fPLL</b>                                                           |                                              |                              |     |                               |                              |     |                               |                              |     |                                     |      |
| Supported Data<br>Range                                               | —                                            | 600                          | —   | 3250/<br>3125 <sup>(25)</sup> | 600                          | —   | 3250/<br>3125 <sup>(25)</sup> | 600                          | —   | 3250/<br>3125 <sup>(25)</sup>       | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —                                            | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                                   | μs   |

Table 26 shows the approximate maximum data rate using the 10G PCS.

**Table 26. Stratix V 10G PCS Approximate Maximum Data Rate <sup>(1)</sup>**

| Mode <sup>(2)</sup> | Transceiver Speed Grade | PMA Width                             | 64           | 40    | 40    | 40   | 32       | 32    |
|---------------------|-------------------------|---------------------------------------|--------------|-------|-------|------|----------|-------|
|                     |                         | PCS Width                             | 64           | 66/67 | 50    | 40   | 64/66/67 | 32    |
| FIFO or Register    | 1                       | C1, C2, C2L, I2, I2L core speed grade | 14.1         | 14.1  | 10.69 | 14.1 | 13.6     | 13.6  |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.5         | 12.5  | 10.69 | 12.5 | 12.5     | 12.5  |
|                     |                         | C3, I3, I3L core speed grade          | 12.5         | 12.5  | 10.69 | 12.5 | 10.88    | 10.88 |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 8.5 Gbps     |       |       |      |          |       |
|                     |                         | C3, I3, I3L core speed grade          |              |       |       |      |          |       |
|                     |                         | C4, I4 core speed grade               |              |       |       |      |          |       |
|                     |                         | I3YY core speed grade                 | 10.3125 Gbps |       |       |      |          |       |

**Notes to Table 26:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Table 29 shows the  $V_{OD}$  settings for the GT channel.

**Table 29. Typical  $V_{OD}$  Setting for GT Channel, TX Termination = 100  $\Omega$**

| Symbol                                                    | $V_{OD}$ Setting | $V_{OD}$ Value (mV) |
|-----------------------------------------------------------|------------------|---------------------|
| $V_{OD}$ differential peak to peak typical <sup>(1)</sup> | 0                | 0                   |
|                                                           | 1                | 200                 |
|                                                           | 2                | 400                 |
|                                                           | 3                | 600                 |
|                                                           | 4                | 800                 |
|                                                           | 5                | 1000                |

**Note:**

(1) Refer to Figure 4.



Figure 6 shows the Stratix V DC gain curves for GT channels.

---

**Figure 6. DC Gain Curves for GT Channels**

---

---

**Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

**Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)**

| Symbol                                             | Parameter                                                                                                    | Min  | Typ     | Max                                          | Unit      |
|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------|------|---------|----------------------------------------------|-----------|
| $t_{\text{INCCJ}}$ <sup>(3), (4)</sup>             | Input clock cycle-to-cycle jitter ( $f_{\text{REF}} \geq 100$ MHz)                                           | —    | —       | 0.15                                         | UI (p-p)  |
|                                                    | Input clock cycle-to-cycle jitter ( $f_{\text{REF}} < 100$ MHz)                                              | –750 | —       | +750                                         | ps (p-p)  |
| $t_{\text{OUTPJ\_DC}}$ <sup>(5)</sup>              | Period Jitter for dedicated clock output ( $f_{\text{OUT}} \geq 100$ MHz)                                    | —    | —       | 175 <sup>(1)</sup>                           | ps (p-p)  |
|                                                    | Period Jitter for dedicated clock output ( $f_{\text{OUT}} < 100$ MHz)                                       | —    | —       | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| $t_{\text{FOUTPJ\_DC}}$ <sup>(5)</sup>             | Period Jitter for dedicated clock output in fractional PLL ( $f_{\text{OUT}} \geq 100$ MHz)                  | —    | —       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
|                                                    | Period Jitter for dedicated clock output in fractional PLL ( $f_{\text{OUT}} < 100$ MHz)                     | —    | —       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| $t_{\text{OUTCCJ\_DC}}$ <sup>(5)</sup>             | Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{\text{OUT}} \geq 100$ MHz)                          | —    | —       | 175                                          | ps (p-p)  |
|                                                    | Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{\text{OUT}} < 100$ MHz)                             | —    | —       | 17.5                                         | mUI (p-p) |
| $t_{\text{FOUTCCJ\_DC}}$ <sup>(5)</sup>            | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{\text{OUT}} \geq 100$ MHz)        | —    | —       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
|                                                    | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{\text{OUT}} < 100$ MHz)+          | —    | —       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| $t_{\text{OUTPJ\_IO}}$ <sup>(5), (8)</sup>         | Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{\text{OUT}} \geq 100$ MHz)            | —    | —       | 600                                          | ps (p-p)  |
|                                                    | Period Jitter for a clock output on a regular I/O ( $f_{\text{OUT}} < 100$ MHz)                              | —    | —       | 60                                           | mUI (p-p) |
| $t_{\text{FOUTPJ\_IO}}$ <sup>(5), (8), (11)</sup>  | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}} \geq 100$ MHz)         | —    | —       | 600 <sup>(10)</sup>                          | ps (p-p)  |
|                                                    | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}} < 100$ MHz)            | —    | —       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| $t_{\text{OUTCCJ\_IO}}$ <sup>(5), (8)</sup>        | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{\text{OUT}} \geq 100$ MHz)    | —    | —       | 600                                          | ps (p-p)  |
|                                                    | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{\text{OUT}} < 100$ MHz)       | —    | —       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| $t_{\text{FOUTCCJ\_IO}}$ <sup>(5), (8), (11)</sup> | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}} \geq 100$ MHz) | —    | —       | 600 <sup>(10)</sup>                          | ps (p-p)  |
|                                                    | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}} < 100$ MHz)    | —    | —       | 60                                           | mUI (p-p) |
| $t_{\text{CASC\_OUTPJ\_DC}}$ <sup>(5), (6)</sup>   | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{\text{OUT}} \geq 100$ MHz)                 | —    | —       | 175                                          | ps (p-p)  |
|                                                    | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{\text{OUT}} < 100$ MHz)                    | —    | —       | 17.5                                         | mUI (p-p) |
| $f_{\text{DRIFT}}$                                 | Frequency drift after PFDENA is disabled for a duration of 100 $\mu$ s                                       | —    | —       | $\pm 10$                                     | %         |
| $dK_{\text{BIT}}$                                  | Bit number of Delta Sigma Modulator (DSM)                                                                    | 8    | 24      | 32                                           | Bits      |
| $K_{\text{VALUE}}$                                 | Numerator of Fraction                                                                                        | 128  | 8388608 | 2147483648                                   | —         |

**Table 31. PLL Specifications for Stratix V Devices (Part 3 of 3)**

| Symbol    | Parameter                                            | Min    | Typ  | Max   | Unit |
|-----------|------------------------------------------------------|--------|------|-------|------|
| $f_{RES}$ | Resolution of VCO frequency ( $f_{INPFD} = 100$ MHz) | 390625 | 5.96 | 0.023 | Hz   |

**Notes to Table 31:**

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (4)  $f_{REF}$  is  $f_{IN}/N$  when  $N = 1$ .
- (5) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 44 on page 52.
- (6) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL:  $0.59\text{MHz} \leq \text{Upstream PLL BW} < 1$  MHz
  - b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 42 on page 50.
- (9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (10) This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05 - 0.95 must be  $\geq 1000$  MHz, while  $f_{VCO}$  for fractional value range 0.20 - 0.80 must be  $\geq 1200$  MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05-0.95 must be  $\geq 1000$  MHz.
- (12) This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20-0.80 must be  $\geq 1200$  MHz.

## DSP Block Specifications

Table 32 lists the Stratix V DSP block performance specifications.

**Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 1 of 2)**

| Mode                                         | Peformance |         |         |     |               |     |     | Unit |
|----------------------------------------------|------------|---------|---------|-----|---------------|-----|-----|------|
|                                              | C1         | C2, C2L | I2, I2L | C3  | I3, I3L, I3YY | C4  | I4  |      |
| Modes using one DSP                          |            |         |         |     |               |     |     |      |
| Three 9 x 9                                  | 600        | 600     | 600     | 480 | 480           | 420 | 420 | MHz  |
| One 18 x 18                                  | 600        | 600     | 600     | 480 | 480           | 420 | 400 | MHz  |
| Two partial 18 x 18 (or 16 x 16)             | 600        | 600     | 600     | 480 | 480           | 420 | 400 | MHz  |
| One 27 x 27                                  | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One 36 x 18                                  | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One sum of two 18 x 18(One sum of 2 16 x 16) | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One sum of square                            | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One 18 x 18 plus 36 (a x b) + c              | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| Modes using two DSPs                         |            |         |         |     |               |     |     |      |
| Three 18 x 18                                | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One sum of four 18 x 18                      | 475        | 475     | 475     | 380 | 380           | 300 | 300 | MHz  |
| One sum of two 27 x 27                       | 465        | 465     | 450     | 380 | 380           | 300 | 290 | MHz  |
| One sum of two 36 x 18                       | 475        | 475     | 475     | 380 | 380           | 300 | 300 | MHz  |
| One complex 18 x 18                          | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One 36 x 36                                  | 475        | 475     | 475     | 380 | 380           | 300 | 300 | MHz  |

**Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)**

| Mode                   | Peformance |         |         |     |               |     |     | Unit |
|------------------------|------------|---------|---------|-----|---------------|-----|-----|------|
|                        | C1         | C2, C2L | I2, I2L | C3  | I3, I3L, I3YY | C4  | I4  |      |
| Modes using Three DSPs |            |         |         |     |               |     |     |      |
| One complex 18 x 25    | 425        | 425     | 415     | 340 | 340           | 275 | 265 | MHz  |
| Modes using Four DSPs  |            |         |         |     |               |     |     |      |
| One complex 27 x 27    | 465        | 465     | 465     | 380 | 380           | 300 | 290 | MHz  |

### Memory Block Specifications

Table 33 lists the Stratix V memory block specifications.

**Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 1 of 2)**

| Memory | Mode                                       | Resources Used |        | Performance |         |     |     |         |               |     | Unit |
|--------|--------------------------------------------|----------------|--------|-------------|---------|-----|-----|---------|---------------|-----|------|
|        |                                            | ALUTs          | Memory | C1          | C2, C2L | C3  | C4  | I2, I2L | I3, I3L, I3YY | I4  |      |
| MLAB   | Single port, all supported widths          | 0              | 1      | 450         | 450     | 400 | 315 | 450     | 400           | 315 | MHz  |
|        | Simple dual-port, x32/x64 depth            | 0              | 1      | 450         | 450     | 400 | 315 | 450     | 400           | 315 | MHz  |
|        | Simple dual-port, x16 depth <sup>(3)</sup> | 0              | 1      | 675         | 675     | 533 | 400 | 675     | 533           | 400 | MHz  |
|        | ROM, all supported widths                  | 0              | 1      | 600         | 600     | 500 | 450 | 600     | 500           | 450 | MHz  |

**Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Memory     | Mode                                                                                             | Resources Used |        | Performance |         |     |     |         |               |     | Unit |
|------------|--------------------------------------------------------------------------------------------------|----------------|--------|-------------|---------|-----|-----|---------|---------------|-----|------|
|            |                                                                                                  | ALUTs          | Memory | C1          | C2, C2L | C3  | C4  | I2, I2L | I3, I3L, I3YY | I4  |      |
| M20K Block | Single-port, all supported widths                                                                | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port, all supported widths                                                           | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths | 0              | 1      | 525         | 525     | 455 | 400 | 525     | 455           | 400 | MHz  |
|            | Simple dual-port with ECC enabled, 512 × 32                                                      | 0              | 1      | 450         | 450     | 400 | 350 | 450     | 400           | 350 | MHz  |
|            | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32                      | 0              | 1      | 600         | 600     | 500 | 450 | 600     | 500           | 450 | MHz  |
|            | True dual port, all supported widths                                                             | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |
|            | ROM, all supported widths                                                                        | 0              | 1      | 700         | 700     | 650 | 550 | 700     | 500           | 450 | MHz  |

**Notes to Table 33:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.
- (3) The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

**Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

**Table 34. Internal Temperature Sensing Diode Specification**

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate  | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|-------------------|----------|--------------------------|----------------|-----------------|------------|------------------------------------------|
| –40°C to 100°C    | ±8°C     | No                       | 1 MHz, 500 KHz | < 100 ms        | 8 bits     | 8 bits                                   |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

**Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices**

| Description                              | Min   | Typ   | Max   | Unit |
|------------------------------------------|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | —     | 200   | μA   |
| V <sub>bias</sub> , voltage across diode | 0.3   | —     | 0.9   | V    |
| Series resistance                        | —     | —     | < 1   | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 | —    |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 3 of 4)**

| Symbol                                                     | Conditions                                                                                                                          | C1             |     |                | C2, C2L, I2, I2L |     |                | C3, I3, I3L, I3YY |     |                | C4, I4         |     |                | Unit |
|------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|----------------|-----|----------------|------------------|-----|----------------|-------------------|-----|----------------|----------------|-----|----------------|------|
|                                                            |                                                                                                                                     | Min            | Typ | Max            | Min              | Typ | Max            | Min               | Typ | Max            | Min            | Typ | Max            |      |
| $t_{DUTY}$                                                 | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards                                           | 45             | 50  | 55             | 45               | 50  | 55             | 45                | 50  | 55             | 45             | 50  | 55             | %    |
| $t_{RISE}$ & $t_{FALL}$                                    | True Differential I/O Standards                                                                                                     | —              | —   | 160            | —                | —   | 160            | —                 | —   | 200            | —              | —   | 200            | ps   |
|                                                            | Emulated Differential I/O Standards with three external output resistor networks                                                    | —              | —   | 250            | —                | —   | 250            | —                 | —   | 250            | —              | —   | 300            | ps   |
| TCCS                                                       | True Differential I/O Standards                                                                                                     | —              | —   | 150            | —                | —   | 150            | —                 | —   | 150            | —              | —   | 150            | ps   |
|                                                            | Emulated Differential I/O Standards                                                                                                 | —              | —   | 300            | —                | —   | 300            | —                 | —   | 300            | —              | —   | 300            | ps   |
| <b>Receiver</b>                                            |                                                                                                                                     |                |     |                |                  |     |                |                   |     |                |                |     |                |      |
| True Differential I/O Standards - $f_{HSDRDP}$ (data rate) | SERDES factor J = 3 to 10 <sup>(11)</sup> , <sup>(12)</sup> , <sup>(13)</sup> , <sup>(14)</sup> , <sup>(15)</sup> , <sup>(16)</sup> | 150            | —   | 1434           | 150              | —   | 1434           | 150               | —   | 1250           | 150            | —   | 1050           | Mbps |
|                                                            | SERDES factor J $\geq 4$                                                                                                            | 150            | —   | 1600           | 150              | —   | 1600           | 150               | —   | 1600           | 150            | —   | 1250           | Mbps |
|                                                            | LVDS RX with DPA <sup>(12)</sup> , <sup>(14)</sup> , <sup>(15)</sup> , <sup>(16)</sup>                                              | 150            | —   | 1600           | 150              | —   | 1600           | 150               | —   | 1600           | 150            | —   | 1250           | Mbps |
|                                                            | SERDES factor J = 2, uses DDR Registers                                                                                             | <sup>(6)</sup> | —   | <sup>(7)</sup> | <sup>(6)</sup>   | —   | <sup>(7)</sup> | <sup>(6)</sup>    | —   | <sup>(7)</sup> | <sup>(6)</sup> | —   | <sup>(7)</sup> | Mbps |
|                                                            | SERDES factor J = 1, uses SDR Register                                                                                              | <sup>(6)</sup> | —   | <sup>(7)</sup> | <sup>(6)</sup>   | —   | <sup>(7)</sup> | <sup>(6)</sup>    | —   | <sup>(7)</sup> | <sup>(6)</sup> | —   | <sup>(7)</sup> | Mbps |

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is 1.

**Table 50. FPP Timing Parameters for Stratix V Devices <sup>(1)</sup>**

| Symbol                            | Parameter                                         | Minimum                                                    | Maximum              | Units |
|-----------------------------------|---------------------------------------------------|------------------------------------------------------------|----------------------|-------|
| t <sub>CF2CD</sub>                | nCONFIG low to CONF_DONE low                      | —                                                          | 600                  | ns    |
| t <sub>CF2ST0</sub>               | nCONFIG low to nSTATUS low                        | —                                                          | 600                  | ns    |
| t <sub>CFG</sub>                  | nCONFIG low pulse width                           | 2                                                          | —                    | μs    |
| t <sub>STATUS</sub>               | nSTATUS low pulse width                           | 268                                                        | 1,506 <sup>(2)</sup> | μs    |
| t <sub>CF2ST1</sub>               | nCONFIG high to nSTATUS high                      | —                                                          | 1,506 <sup>(3)</sup> | μs    |
| t <sub>CF2CK</sub> <sup>(6)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506                                                      | —                    | μs    |
| t <sub>ST2CK</sub> <sup>(6)</sup> | nSTATUS high to first rising edge of DCLK         | 2                                                          | —                    | μs    |
| t <sub>DSU</sub>                  | DATA [] setup time before rising edge on DCLK     | 5.5                                                        | —                    | ns    |
| t <sub>DH</sub>                   | DATA [] hold time after rising edge on DCLK       | 0                                                          | —                    | ns    |
| t <sub>CH</sub>                   | DCLK high time                                    | $0.45 \times 1/f_{\text{MAX}}$                             | —                    | s     |
| t <sub>CL</sub>                   | DCLK low time                                     | $0.45 \times 1/f_{\text{MAX}}$                             | —                    | s     |
| t <sub>CLK</sub>                  | DCLK period                                       | $1/f_{\text{MAX}}$                                         | —                    | s     |
| f <sub>MAX</sub>                  | DCLK frequency (FPP $\times 8/\times 16$ )        | —                                                          | 125                  | MHz   |
|                                   | DCLK frequency (FPP $\times 32$ )                 | —                                                          | 100                  | MHz   |
| t <sub>CD2UM</sub>                | CONF_DONE high to user mode <sup>(4)</sup>        | 175                                                        | 437                  | μs    |
| t <sub>CD2CU</sub>                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                                    | —                    | —     |
| t <sub>CD2UMC</sub>               | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> + (8576 × CLKUSR period) <sup>(5)</sup> | —                    | —     |

**Notes to Table 50:**

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

### FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

## Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

**Table 52. DCLK Frequency Specification in the AS Configuration Scheme <sup>(1), (2)</sup>**

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3     | 7.9     | 12.5    | MHz  |
| 10.6    | 15.7    | 25.0    | MHz  |
| 21.3    | 31.4    | 50.0    | MHz  |
| 42.6    | 62.9    | 100.0   | MHz  |

**Notes to Table 52:**

- (1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

**Figure 14. AS Configuration Timing**



**Notes to Figure 14:**

- (1) If you are using AS ×4 mode, this signal represents the AS\_DATA [3 : 0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 53 lists the timing parameters for AS ×1 and AS ×4 configurations in Stratix V devices.

**Table 53. AS Timing Parameters for AS ×1 and AS ×4 Configurations in Stratix V Devices <sup>(1), (2)</sup> (Part 1 of 2)**

| Symbol   | Parameter                                   | Minimum | Maximum | Units |
|----------|---------------------------------------------|---------|---------|-------|
| $t_{CO}$ | DCLK falling edge to AS_DATA0/ASDO output   | —       | 2       | ns    |
| $t_{SU}$ | Data setup time before falling edge on DCLK | 1.5     | —       | ns    |
| $t_H$    | Data hold time after falling edge on DCLK   | 0       | —       | ns    |



**Table 53. AS Timing Parameters for AS ×1 and AS ×4 Configurations in Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Symbol       | Parameter                                         | Minimum                                          | Maximum | Units |
|--------------|---------------------------------------------------|--------------------------------------------------|---------|-------|
| $t_{CD2UM}$  | CONF_DONE high to user mode <sup>(3)</sup>        | 175                                              | 437     | μs    |
| $t_{CD2CU}$  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                          | —       | —     |
| $t_{CD2UMC}$ | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ | —       | —     |

**Notes to Table 53:**

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (2)  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63.
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

## Passive Serial Configuration Timing

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

**Figure 15. PS Configuration Timing Waveform <sup>(1)</sup>****Notes to Figure 15:**

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF\_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

## Remote System Upgrades

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications**

| Parameter                | Minimum | Maximum | Unit |
|--------------------------|---------|---------|------|
| $t_{RU\_nCONFIG}^{(1)}$  | 250     | —       | ns   |
| $t_{RU\_nRSTIMER}^{(2)}$ | 250     | —       | ns   |

**Notes to Table 56:**

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

## User Watchdog Internal Circuitry Timing Specification

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

**Table 57. 12.5-MHz Internal Oscillator Specifications**

| Minimum | Typical | Maximum | Units |
|---------|---------|---------|-------|
| 5.3     | 7.9     | 12.5    | MHz   |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.



You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## Programmable IOE Delay

Table 58 lists the Stratix V IOE programmable delay settings.

**Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)**

| Parameter<br>(1) | Available<br>Settings | Min<br>Offset<br>(2) | Fast Model |            | Slow Model |       |       |       |       |             |       | Unit |
|------------------|-----------------------|----------------------|------------|------------|------------|-------|-------|-------|-------|-------------|-------|------|
|                  |                       |                      | Industrial | Commercial | C1         | C2    | C3    | C4    | I2    | I3,<br>I3YY | I4    |      |
| D1               | 64                    | 0                    | 0.464      | 0.493      | 0.838      | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D2               | 32                    | 0                    | 0.230      | 0.244      | 0.415      | 0.415 | 0.459 | 0.503 | 0.417 | 0.456       | 0.500 | ns   |

## Document Revision History

Table 61 lists the revision history for this chapter.

**Table 61. Document Revision History (Part 1 of 3)**

| Date          | Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| June 2018     | 3.9     | <ul style="list-style-type: none"> <li>■ Added the “Stratix V Device Overshoot Duration” figure.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| April 2017    | 3.8     | <ul style="list-style-type: none"> <li>■ Added a footnote to the “High-Speed I/O Specifications for Stratix V Devices” table.</li> <li>■ Changed the minimum value for <math>t_{CD2UMC}</math> in the “PS Timing Parameters for Stratix V Devices” table.</li> <li>■ Changed the condition for <math>100\text{-}\Omega</math> <math>R_D</math> in the “OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices” table.</li> <li>■ Changed the minimum value for <math>t_{CD2UMC}</math> in the “AS Timing Parameters for AS ‘1 and AS ‘4 Configurations in Stratix V Devices” table</li> <li>■ Changed the minimum value for <math>t_{CD2UMC}</math> in the “FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is &gt;1” table.</li> <li>■ Changed the minimum value for <math>t_{CD2UMC}</math> in the “FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is &gt;1” table.</li> <li>■ Changed the minimum number of clock cycles value in the “Initialization Clock Source Option and the Maximum Frequency” table.</li> </ul> |
| June 2016     | 3.7     | <ul style="list-style-type: none"> <li>■ Added the <math>V_{ID}</math> minimum specification for LVPECL in the “Differential I/O Standard Specifications for Stratix V Devices” table</li> <li>■ Added the <math>I_{OUT}</math> specification to the “Absolute Maximum Ratings for Stratix V Devices” table.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| December 2015 | 3.6     | <ul style="list-style-type: none"> <li>■ Added a footnote to the “High-Speed I/O Specifications for Stratix V Devices” table.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| December 2015 | 3.5     | <ul style="list-style-type: none"> <li>■ Changed the transmitter, receiver, and ATX PLL data rate specifications in the “Transceiver Specifications for Stratix V GX and GS Devices” table.</li> <li>■ Changed the configuration .rbf sizes in the “Uncompressed .rbf Sizes for Stratix V Devices” table.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| July 2015     | 3.4     | <ul style="list-style-type: none"> <li>■ Changed the data rate specification for transceiver speed grade 3 in the following tables: <ul style="list-style-type: none"> <li>■ “Transceiver Specifications for Stratix V GX and GS Devices”</li> <li>■ “Stratix V Standard PCS Approximate Maximum Date Rate”</li> <li>■ “Stratix V 10G PCS Approximate Maximum Data Rate”</li> </ul> </li> <li>■ Changed the conditions for reference clock rise and fall time, and added a note to the “Transceiver Specifications for Stratix V GX and GS Devices” table.</li> <li>■ Added a note to the “Minimum differential eye opening at receiver serial input pins” specification in the “Transceiver Specifications for Stratix V GX and GS Devices” table.</li> <li>■ Changed the <math>t_{CO}</math> maximum value in the “AS Timing Parameters for AS ‘1 and AS ‘4 Configurations in Stratix V Devices” table.</li> <li>■ Removed the CDR ppm tolerance specification from the “Transceiver Specifications for Stratix V GX and GS Devices” table.</li> </ul>                                                  |

**Table 61. Document Revision History (Part 2 of 3)**

| Date          | Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|---------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| November 2014 | 3.3     | <ul style="list-style-type: none"> <li>■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1.</li> <li>■ Added the I3YY speed grade to the <math>V_{CC}</math> description in Table 6.</li> <li>■ Added the I3YY speed grade to <math>V_{CCHIP\_L}</math>, <math>V_{CCHIP\_R}</math>, <math>V_{CCHSSI\_L}</math>, and <math>V_{CCHSSI\_R}</math> descriptions in Table 7.</li> <li>■ Added 240-<math>\Omega</math> to Table 11.</li> <li>■ Changed CDR PPM tolerance in Table 23.</li> <li>■ Added additional max data rate for fPLL in Table 23.</li> <li>■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25.</li> <li>■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26.</li> <li>■ Changed CDR PPM tolerance in Table 28.</li> <li>■ Added additional max data rate for fPLL in Table 28.</li> <li>■ Changed the mode descriptions for MLAB and M20K in Table 33.</li> <li>■ Changed the Max value of <math>f_{HCLK\_OUT}</math> for the C2, C2L, I2, I2L speed grades in Table 36.</li> <li>■ Changed the frequency ranges for C1 and C2 in Table 39.</li> <li>■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47.</li> <li>■ Added note about nSTATUS to Table 50, Table 51, Table 54.</li> <li>■ Changed the available settings in Table 58.</li> <li>■ Changed the note in “Periphery Performance”.</li> <li>■ Updated the “I/O Standard Specifications” section.</li> <li>■ Updated the “Raw Binary File Size” section.</li> <li>■ Updated the receiver voltage input range in Table 22.</li> <li>■ Updated the max frequency for the LVDS clock network in Table 36.</li> <li>■ Updated the DCLK note to Figure 11.</li> <li>■ Updated Table 23 <math>VO_{CM}</math> (DC Coupled) condition.</li> <li>■ Updated Table 6 and Table 7.</li> <li>■ Added the DCLK specification to Table 55.</li> <li>■ Updated the notes for Table 47.</li> <li>■ Updated the list of parameters for Table 56.</li> </ul> |
| November 2013 | 3.2     | ■ Updated Table 28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| November 2013 | 3.1     | ■ Updated Table 33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| November 2013 | 3.0     | ■ Updated Table 23 and Table 28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| October 2013  | 2.9     | ■ Updated the “Transceiver Characterization” section                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| October 2013  | 2.8     | <ul style="list-style-type: none"> <li>■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59</li> <li>■ Added Figure 1 and Figure 3</li> <li>■ Added the “Transceiver Characterization” section</li> <li>■ Removed all “Preliminary” designations.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

**Table 61. Document Revision History (Part 3 of 3)**

| Date          | Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|---------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| May 2013      | 2.7     | <ul style="list-style-type: none"> <li>■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60</li> <li>■ Added Table 24, Table 48</li> <li>■ Updated Figure 9, Figure 10, Figure 11, Figure 12</li> </ul>                                                                                                                                                                                                                                                                                                                               |
| February 2013 | 2.6     | <ul style="list-style-type: none"> <li>■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46</li> <li>■ Updated “Maximum Allowed Overshoot and Undershoot Voltage”</li> </ul>                                                                                                                                                                                                                                                                                                                                               |
| December 2012 | 2.5     | <ul style="list-style-type: none"> <li>■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35</li> <li>■ Added Table 33</li> <li>■ Added “Fast Passive Parallel Configuration Timing”</li> <li>■ Added “Active Serial Configuration Timing”</li> <li>■ Added “Passive Serial Configuration Timing”</li> <li>■ Added “Remote System Upgrades”</li> <li>■ Added “User Watchdog Internal Circuitry Timing Specification”</li> <li>■ Added “Initialization”</li> <li>■ Added “Raw Binary File Size”</li> </ul> |
| June 2012     | 2.4     | <ul style="list-style-type: none"> <li>■ Added Figure 1, Figure 2, and Figure 3.</li> <li>■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.</li> <li>■ Various edits throughout to fix bugs.</li> <li>■ Changed title of document to <i>Stratix V Device Datasheet</i>.</li> <li>■ Removed document from the Stratix V handbook and made it a separate document.</li> </ul>                            |
| February 2012 | 2.3     | <ul style="list-style-type: none"> <li>■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| December 2011 | 2.2     | <ul style="list-style-type: none"> <li>■ Added Table 2–31.</li> <li>■ Updated Table 2–28 and Table 2–34.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| November 2011 | 2.1     | <ul style="list-style-type: none"> <li>■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.</li> <li>■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.</li> <li>■ Various edits throughout to fix SPRs.</li> </ul>                                                                                                                                                                                                                                                                                          |
| May 2011      | 2.0     | <ul style="list-style-type: none"> <li>■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.</li> <li>■ Updated the “DQ Logic Block and Memory Output Clock Jitter Specifications” title.</li> <li>■ Chapter moved to Volume 1.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                     |
| December 2010 | 1.1     | <ul style="list-style-type: none"> <li>■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.</li> <li>■ Converted chapter to the new template.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                           |
| July 2010     | 1.0     | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |