E·XFL

Intel - 5SGSMD4K3F40I4N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 135840 |
| Number of Logic Elements/Cells | 360000 |
| Total RAM Bits | 19456000 |
| Number of I/O | 696 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1517-BBGA, FCBGA |
| Supplier Device Package | 1517-FBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgsmd4k3f40i4n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | | | | | (| -, | | |
|---------------------|------------------------|---------|-----|-----|---------|---------|--------------|-----|
| Transceiver Speed | Speed Core Speed Grade | | | | | | | |
| Grade | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L | I 3YY | 14 |
| 3 | | Yes | Yes | Yes | | Yes | Yes (4) | Yes |
| GX channel—8.5 Gbps | | 165 | 165 | 165 | | 163 | 163 17 | 165 |

Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering ^{(1), (2), (3)} (Part 2 of 2)

Notes to Table 1:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

(3) C2L, I2L, and I3L speed grades are for low-power devices.

(4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices. **Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering** ⁽¹⁾, ⁽²⁾

| Transaction Oracle Oracle | Core Speed Grade | | | | | |
|--|------------------|-----|-----|-----|--|--|
| Transceiver Speed Grade | C1 | C2 | 12 | 13 | | |
| 2 GX channel—12.5 Gbps GT channel—28.05 Gbps | Yes | Yes | _ | _ | | |
| 3 GX channel—12.5 Gbps GT channel—25.78 Gbps | Yes | Yes | Yes | Yes | | |

Notes to Table 2:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

| Table 3. | Absolute | Maximum | Ratings | for Stratix \ | / Devices | (Part 1 of 2) |
|----------|----------|---------|----------------|---------------|-----------|---------------|
|----------|----------|---------|----------------|---------------|-----------|---------------|

| Symbol | Description | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V _{CC} | Power supply for core voltage and periphery circuitry | -0.5 | 1.35 | V |
| V _{CCPT} | Power supply for programmable power technology | -0.5 | 1.8 | V |
| V _{CCPGM} | Power supply for configuration pins | -0.5 | 3.9 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | -0.5 | 3.4 | V |
| V _{CCBAT} | Battery back-up power supply for design security volatile key register | -0.5 | 3.9 | V |
| V _{CCPD} | I/O pre-driver power supply | -0.5 | 3.9 | V |
| V _{CCIO} | I/O power supply | -0.5 | 3.9 | V |

| Symbol | Description | Condition | Min ⁽⁴⁾ | Тур | Max ⁽⁴⁾ | Unit |
|--------|---------------------------|--------------|--------------------|-----|--------------------|------|
| + | Devuer eventy remonitions | Standard POR | 200 µs | _ | 100 ms | — |
| LRAMP | Power supply ramp time | Fast POR | 200 µs | | 4 ms | _ |

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

Notes to Table 6:

(1) V_{CCPD} must be 2.5 V when V_{CCI0} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCI0} is 3.0 V.

(2) If you do not use the design security feature in Stratix V devices, connect V_{CCBAT} to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V_{CCBAT}. Stratix V devices will not exit POR if V_{CCBAT} stays at logic low.

(3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.

(4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------|---|------------|------------------------|---------|------------------------|------|
| V _{CCA_GXBL} | Transceiver channel PLL power supply (left | GX, GS, GT | 2.85 | 3.0 | 3.15 | V |
| (1), (3) | side) | un, uo, ui | 2.375 | 2.5 | 2.625 | v |
| V _{CCA_GXBR} | Transceiver channel PLL power supply (right | GX, GS | 2.85 | 3.0 | 3.15 | V |
| (1), (3) | side) | ux, us | 2.375 | 2.5 | 2.625 | v |
| V _{CCA_GTBR} | Transceiver channel PLL power supply (right side) | GT | 2.85 | 3.0 | 3.15 | V |
| | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHIP_L} | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHIP_R} | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHSSI_L} | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHSSI_R} | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCR_GXBL} | Pacaivar analog powar supply (left side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | V |
| (2) | Receiver analog power supply (left side) | un, uo, ui | 0.97 | 1.0 | 1.03 | V |
| | | | 1.03 | 1.05 | 1.07 | |

Table 8 shows the transceiver power supply voltage requirements for various conditions.

Table 8. Transceiver Power Supply Voltage Requirements

| Conditions | Core Speed Grade | VCCR_GXB & VCCT_GXB ⁽²⁾ | VCCA_GXB | VCCH_GXB | Unit |
|---|-----------------------------------|---------------------------------------|----------|----------|------|
| If BOTH of the following conditions are true: | All | 1.05 | | | |
| Data rate > 10.3 Gbps. DFE is used. | All | 1.05 | | | |
| If ANY of the following conditions are true ⁽¹⁾ : | | | 3.0 | | |
| ATX PLL is used. | | | | | |
| ■ Data rate > 6.5Gbps. | All | 1.0 | | | |
| ■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used. | | | | 1.5 | V |
| If ALL of the following | C1, C2, I2, and I3YY | 0.90 | 2.5 | | |
| conditions are true:ATX PLL is not used. | | | | | |
| ■ Data rate ≤ 6.5Gbps. | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85 | 2.5 | | |
| DFE, AEQ, and EyeQ are not used. | | | | | |

Notes to Table 8:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

DC Characteristics

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

Supply Current

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

| | | | Resistance Tolerance | | | | |
|----------------------|--|----------------------------|-----------------------------|-------|-----------------|--------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3, I3, I3YY | C4, I4 | Unit |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | $V_{CCIO} = 1.8$ and 1.5 V | ±30 | ±30 | ±40 | ±40 | % |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCI0} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % |
| 100-Ω R _D | Internal differential termination (100- Ω setting) | V _{CCPD} = 2.5 V | ±25 | ±25 | ±25 | ±25 | % |

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} \,=\, R_{SCAL} \Big(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

Notes to Equation 1:

- (1) The R_{OCT} value shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V_{CCIO} at power-up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of $\mathsf{R}_{\mathsf{SCAL}}$ with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

| Table 13. | OCT Variation after Power-U | Calibration for Stratix V Devices | (Part 1 of 2) ⁽¹⁾ |
|-----------|-----------------------------|-----------------------------------|------------------------------|
|-----------|-----------------------------|-----------------------------------|------------------------------|

| Symbol | Description | V _{CCIO} (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| | OCT variation with voltage without recalibration | 3.0 | 0.0297 | |
| | | 2.5 | 0.0344 | |
| dR/dV | | 1.8 | 0.0499 | %/mV |
| | | 1.5 | 0.0744 | |
| | | 1.2 | 0.1241 | |

| Symbol | Description | V _{CCIO} (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| | | 3.0 | 0.189 | |
| | OCT variation with temperature without recalibration | 2.5 | 0.208 | |
| dR/dT | | 1.8 | 0.266 | %/°C |
| | | 1.5 | 0.273 | |
| | | 1.2 | 0.317 | |

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2)⁽¹⁾

Note to Table 13:

(1) Valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0° to 85°C.

Pin Capacitance

Table 14 lists the Stratix V device family pin capacitance.

Table 14. Pin Capacitance for Stratix V Devices

| Symbol | Description | Value | Unit |
|--------------------|--|-------|------|
| C _{IOTB} | Input capacitance on the top and bottom I/O pins | 6 | pF |
| C _{IOLR} | Input capacitance on the left and right I/O pins | 6 | pF |
| C _{OUTFB} | Input capacitance on dual-purpose clock output and feedback pins | 6 | рF |

Hot Socketing

Table 15 lists the hot socketing specifications for Stratix V devices.

| Table 15. | Hot Socketing Specifications for Stratix V Devices |
|-----------|--|
|-----------|--|

| Symbol | Description | Maximum |
|---------------------------|--|---------------------|
| I _{IOPIN (DC)} | DC current per I/O pin | 300 μA |
| I _{IOPIN (AC)} | AC current per I/O pin | 8 mA ⁽¹⁾ |
| I _{XCVR-TX (DC)} | DC current per transceiver transmitter pin | 100 mA |
| I _{XCVR-RX (DC)} | DC current per transceiver receiver pin | 50 mA |

Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{10PIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

- You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.
- ***** For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

| Symbol/ Description | Conditions | Tra | nsceive Grade | r Speed 1 | Tra | nsceive Grade | r Speed 2 | Trai | nsceive Grade | r Speed 3 | Unit |
|---|---|-----|------------------|--------------|-----|------------------|--------------|------|------------------|--------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | 85– Ω setting | | 85 ± 30% | | — | 85 ± 30% | | | 85 ± 30% | | Ω |
| Differential on- chip termination resistors ⁽²¹⁾ | 100–Ω setting | _ | 100 ± 30% | | _ | 100 ± 30% | | _ | 100 ± 30% | | Ω |
| | 120–Ω setting | _ | 120 ± 30% | | _ | 120 ± 30% | | _ | 120 ± 30% | | Ω |
| | 150-Ω setting | _ | 150 ± 30% | _ | _ | 150 ± 30% | | _ | 150 ± 30% | | Ω |
| V _{ICM} (AC and DC | V _{CCR_GXB} = 0.85 V or 0.9 V full bandwidth | | 600 | | _ | 600 | _ | | 600 | | mV |
| | V _{CCR_GXB} = 0.85 V or 0.9 V half bandwidth | _ | 600 | _ | _ | 600 | _ | _ | 600 | _ | mV |
| coupled) | V _{CCR_GXB} = 1.0 V/1.05 V full bandwidth | _ | 700 | | _ | 700 | | | 700 | | mV |
| | V _{CCR_GXB} = 1.0 V half bandwidth | | 750 | _ | _ | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} ⁽¹¹⁾ | _ | _ | — | 10 | — | — | 10 | — | — | 10 | μs |
| t _{LTD} (12) | _ | 4 | | | 4 | | | 4 | | | μs |
| t _{LTD_manual} ⁽¹³⁾ | | 4 | | | 4 | | | 4 | _ | | μs |
| t _{LTR_LTD_manual} ⁽¹⁴⁾ | | 15 | | | 15 | — | | 15 | — | | μs |
| Run Length | _ | _ | | 200 | | — | 200 | | — | 200 | UI |
| Programmable equalization (AC Gain) ⁽¹⁰⁾ | Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz) | | | 16 | _ | | 16 | _ | | 16 | dB |

 Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 4 of 7)

| Symbol/ | Conditions | Tra | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trar | isceive Grade | r Speed 3 | Unit |
|---|--|-----|------------------|--------------|------|------------------|--------------|------|----------------------------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | DC Gain Setting = 0 | | 0 | _ | _ | 0 | | _ | 0 | — | dB |
| | DC Gain Setting = 1 | _ | 2 | _ | — | 2 | _ | _ | 2 | _ | dB |
| Programmable DC gain | DC Gain Setting = 2 | _ | 4 | _ | _ | 4 | _ | _ | 4 | _ | dB |
| | DC Gain Setting = 3 | _ | 6 | _ | _ | 6 | _ | _ | 6 | _ | dB |
| | DC Gain Setting = 4 | _ | 8 | _ | _ | 8 | _ | _ | 8 | — | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | _ | | | | - | I.4-V ar | nd 1.5-V PC | ML | | | |
| Data rate (Standard PCS) | _ | 600 | _ | 12200 | 600 | _ | 12200 | 600 | — 8500/ 10312.5 (24) | | Mbps |
| Data rate (10G PCS) | _ | 600 | _ | 14100 | 600 | | 12500 | 600 | | 8500/ 10312.5 (24) | Mbps |
| | 85-Ω setting | | 85 ± 20% | _ | _ | 85 ± 20% | | _ | 85 ± 20% | _ | Ω |
| Differential on- | 100-Ω setting | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | Ω |
| chip termination resistors | 120-Ω setting | _ | 120 ± 20% | | _ | 120 ± 20% | | _ | 120 ± 20% | | Ω |
| | 150-Ω setting | | 150 ± 20% | | | 150 ± 20% | | | 150 ± 20% | | Ω |
| V _{OCM} (AC coupled) | 0.65-V setting | | 650 | | _ | 650 | | _ | 650 | _ | mV |
| V _{OCM} (DC coupled) | _ | | 650 | | _ | 650 | | _ | 650 | _ | mV |
| Rise time (7) | 20% to 80% | 30 | | 160 | 30 | | 160 | 30 | | 160 | ps |
| Fall time ⁽⁷⁾ | 80% to 20% | 30 | | 160 | 30 | | 160 | 30 | | 160 | ps |
| Intra-differential pair skew | Tx V _{CM} = 0.5 V and slew rate of 15 ps | | | 15 | | | 15 | | | 15 | ps |
| Intra-transceiver block transmitter channel-to- channel skew | x6 PMA bonded mode | | | 120 | | | 120 | | | 120 | ps |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 5 of 7)

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) ⁽¹⁾ |
|--|
|--|

| Symbol/ | Conditions | | Transceive peed Grade | | | Fransceive Deed Grade | | Unit | | | |
|--|--|--------|--------------------------|--------------------------------|--------|--------------------------|--------------------------------|------|--|--|--|
| Description | | Min | Тур | Max | Min | Тур | Max | | | | |
| Data rate | GT channels | 19,600 | | 28,050 | 19,600 | | 25,780 | Mbps | | | |
| Differential on-chip | GT channels | | 100 | _ | | 100 | | Ω | | | |
| termination resistors | GX channels | | 1 | 1 | (8) | | 11 | | | | |
| | GT channels | | 500 | _ | | 500 | — | mV | | | |
| V_{OCM} (AC coupled) | GX channels | | 1 | 1 | (8) | | 11 | | | | |
| Dies/Fall times | GT channels | _ | 15 | _ | | 15 | — | ps | | | |
| Rise/Fall time | GX channels | | | | (8) | | 1 | | | | |
| Intra-differential pair skew | GX channels | | | | (8) | | | | | | |
| Intra-transceiver block transmitter channel-to- channel skew | GX channels | | (8) | | | | | | | | |
| Inter-transceiver block transmitter channel-to- channel skew | GX channels | | | | (8) | | | | | | |
| CMU PLL | · · · · · · | | | | | | | | | | |
| Supported Data Range | — | 600 | — | 12500 | 600 | — | 8500 | Mbps | | | |
| t _{pll_powerdown} (13) | — | 1 | — | — | 1 | _ | — | μs | | | |
| t _{pll_lock} ⁽¹⁴⁾ | — | _ | — | 10 | — | _ | 10 | μs | | | |
| ATX PLL | | | | | | | | | | | |
| | VCO post- divider L=2 | 8000 | _ | 12500 | 8000 | _ | 8500 | Mbps | | | |
| | L=4 | 4000 | — | 6600 | 4000 | _ | 6600 | Mbps | | | |
| Supported Data Rate | L=8 | 2000 | — | 3300 | 2000 | - | 3300 | Mbps | | | |
| Range for GX Channels | L=8, Local/Central Clock Divider =2 | 1000 | _ | 1762.5 | 1000 | _ | 1762.5 | Mbps | | | |
| Supported Data Rate Range for GT Channels | VCO post- divider L=2 | 9800 | _ | 14025 | 9800 | _ | 12890 | Mbps | | | |
| t _{pll_powerdown} ⁽¹³⁾ | — | 1 | — | — | 1 | — | — | μs | | | |
| t _{pll_lock} ⁽¹⁴⁾ | — | | — | 10 | — | — | 10 | μs | | | |
| fPLL | | | | | | - | · · | | | | |
| Supported Data Range | _ | 600 | | 3250/ 3.125 ⁽²³⁾ | 600 | _ | 3250/ 3.125 ⁽²³⁾ | Mbps | | | |
| t _{pll_powerdown} (13) | | 1 | _ | | 1 | | | μs | | | |

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

| | Performance | | | | | | | |
|------------------------------|-----------------------------|--------------------------|--------|------|--|--|--|--|
| Symbol | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 | Unit | | | | |
| Global and Regional Clock | 717 | 650 | 580 | MHz | | | | |
| Periphery Clock | 550 | 500 | 500 | MHz | | | | |

Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

| Mode | C1 | C2, C2L | 12, 12L | C3 | 13, 13L, 13YY | C4 | 14 | Unit | | |
|------------------------|-----|---------|---------|-----|------------------|-----|-----|------|--|--|
| Modes using Three DSPs | | | | | | | | | | |
| One complex 18 x 25 | 425 | 425 | 415 | 340 | 340 | 275 | 265 | MHz | | |
| Modes using Four DSPs | | | | | | | | | | |
| One complex 27 x 27 | 465 | 465 | 465 | 380 | 380 | 300 | 290 | MHz | | |

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

Memory Block Specifications

Table 33 lists the Stratix V memory block specifications.

Table 33. Memory Block Performance Specifications for Stratix V Devices ^{(1), (2)} (Part 1 of 2)

| | | Resour | ces Used | Performance | | | | | | | |
|--------|--|--------|----------|-------------|------------|-----|-----|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L, 13YY | 14 | Unit |
| | Single port, all supported widths | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| | Simple dual-port, x32/x64 depth | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz |
| MLAB | Simple dual-port, x16 depth ⁽³⁾ | 0 | 1 | 675 | 675 | 533 | 400 | 675 | 533 | 400 | MHz |
| | ROM, all supported widths | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |

| 0h.a.l | Oanditiana | | C1 | | C2, C2L, I2, I2L | | | C3, I3, I3L, I3YY | | | C4,14 | | | Unit |
|---|--|-----|-----|------|------------------|-----|------|-------------------|-----|------|-------|-----|------|-------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | UIIIL |
| Transmitter | • | | | | | | | | | | | | | • |
| | SERDES factor J = 3 to 10 (9), (11), (12), (13), (14), (15), (16) | (6) | _ | 1600 | (6) | _ | 1434 | (6) | _ | 1250 | (6) | _ | 1050 | Mbps |
| | $\begin{array}{c} \text{SERDES factor J} \\ \geq 4 \end{array}$ | | | | | | | | | | | | | |
| True Differential I/O Standards | LVDS TX with DPA ⁽¹²⁾ , ⁽¹⁴⁾ , ⁽¹⁵⁾ , ⁽¹⁶⁾ | (6) | | 1600 | (6) | | 1600 | (6) | _ | 1600 | (6) | _ | 1250 | Mbps |
| - f _{HSDR} (data rate) | SERDES factor J = 2, | (6) | | (7) | (6) | | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| | uses DDR Registers | (0) | _ | (7) | (0) | | (7) | (0) | _ | (7) | (0) | _ | (7) | wups |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) ⁽¹⁰⁾ | SERDES factor J = 4 to 10 (17) | (6) | | 1100 | (6) | | 1100 | (6) | | 840 | (6) | | 840 | Mbps |
| t _{x Jitter} - True Differential | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 160 | _ | _ | 160 | | | 160 | _ | | 160 | ps |
| I/O Standards | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | UI |
| t _{x Jitter} - Emulated Differential I/O Standards | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | _ | _ | 325 | ps |
| with Three External Output Resistor Network | Total Jitter for Data Rate < 600 Mbps | _ | | 0.2 | | | 0.2 | | | 0.2 | _ | | 0.25 | UI |

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled

| rx_reset | i | | |
|---------------|---|--|--|
| rx_dpa_locked | | | |
| | | | |

Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard | Training Pattern | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions ⁽⁴⁾ | Maximum |
|--------------------|---------------------|---|---|----------------------|
| SPI-4 | 0000000001111111111 | 2 | 128 | 640 data transitions |
| Parallel Rapid I/O | 00001111 | 2 | 128 | 640 data transitions |
| | 10010000 | 4 | 64 | 640 data transitions |
| Miscellaneous | 10101010 | 8 | 32 | 640 data transitions |
| Wiscenardous | 01010101 | 8 | 32 | 640 data transitions |

Notes to Table 37:

(1) The DPA lock time is for one channel.

(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.

(3) The DPA lock time stated in this table applies to both commercial and industrial grade.

(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps.





| Family | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) ^{(4), (5)} |
|----------------------------|--------|---------|--------------------------------|--|
| Stratix V E ⁽¹⁾ | 5SEE9 | — | 342,742,976 | 700,888 |
| | 5SEEB | _ | 342,742,976 | 700,888 |

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

Notes to Table 47:

(1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.

(2) 36-transceiver devices.

(3) 24-transceiver devices.

(4) File size for the periphery image.

(5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

• For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help.*

Table 48 lists the minimum configuration time estimates for Stratix V devices.

| Variant | Member | Active Serial ⁽¹⁾ | | Fast Passive Parallel ⁽²⁾ | | | |
|---------|----------------|------------------------------|------------|--------------------------------------|-------|------------|------------------------|
| | Member Code | Width | DCLK (MHz) | Min Config Time (s) | Width | DCLK (MHz) | Min Config Time (s) |
| | A3 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| | AS | 4 | 100 | 0.344 | 32 | 100 | 0.043 |
| | A4 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| | A5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |
| | A7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |
| GX | A9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | AB | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | B5 | 4 | 100 | 0.676 | 32 | 100 | 0.085 |
| | B6 | 4 | 100 | 0.676 | 32 | 100 | 0.085 |
| | B9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | BB | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| ст | C5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |
| GT | C7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |

Page 60

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is more than 1.

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------------------------|---|---|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nSTATUS low pulse width | 268 | 1,506 ⁽²⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} ⁽⁵⁾ | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μS |
| t _{ST2CK} ⁽⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | — | μS |
| t _{DSU} | DATA [] setup time before rising edge on DCLK | 5.5 | | ns |
| t _{DH} | DATA [] hold time after rising edge on DCLK | N-1/f _{DCLK} ⁽⁵⁾ | | S |
| t _{CH} | DCLK high time | $0.45 	imes 1/f_{MAX}$ | | S |
| t _{CL} | DCLK low time | $0.45\times1/f_{MAX}$ | | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | | S |
| f | DCLK frequency (FPP ×8/×16) | — | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | — | 100 | MHz |
| t _R | Input rise time | — | 40 | ns |
| t _F | Input fall time | — | 40 | ns |
| t _{CD2UM} | CONF_DONE high to user mode ⁽³⁾ | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the ${\tt DCLK}\mbox{-to-DATA}$ ratio and $f_{{\tt DCLK}}$ is the ${\tt DCLK}$ frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

| Table 52. | DCLK Frequency | Specification in the <i>l</i> | AS Configuration Scheme | (1), (2) |
|-----------|----------------|-------------------------------|-------------------------|----------|
|-----------|----------------|-------------------------------|-------------------------|----------|

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |
| 10.6 | 15.7 | 25.0 | MHz |
| 21.3 | 31.4 | 50.0 | MHz |
| 42.6 | 62.9 | 100.0 | MHz |

Notes to Table 52:

(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.





Notes to Figure 14:

- (1) If you are using AS $\times 4$ mode, this signal represents the AS_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 53 lists the timing parameters for AS $\times 1$ and AS $\times 4$ configurations in Stratix V devices.

| Symbol | Symbol Parameter | | Maximum | Units |
|-----------------|---|-----|---------|-------|
| t _{CO} | DCLK falling edge to AS_DATA0/ASDO output | — | 2 | ns |
| t _{SU} | Data setup time before falling edge on DCLK | 1.5 | — | ns |
| t _H | Data hold time after falling edge on DCLK | 0 | — | ns |

Table 60. Glossary (Part 2 of 4)

| Letter | Subject | Definitions |
|-----------------------|------------------------------------|---|
| G | | |
| Н | _ | _ |
| Ι | | |
| J | J JTAG Timing Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus). JTAG Timing Specifications: TMS |
| K L M N O | _ | _ |
| Ρ | PLL Specifications | Diagram of PLL Specifications ⁽¹⁾ |
| Q | — | _ |
| | | |

| Letter | Subject | Definitions | |
|--------|----------------------|--|--|
| | V _{CM(DC)} | DC common mode input voltage. | |
| | V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. | |
| | V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. | |
| | V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. | |
| | V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. | |
| | V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. | |
| | V _{IH(AC)} | High-level AC input voltage | |
| | V _{IH(DC)} | High-level DC input voltage | |
| V | V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. | |
| | V _{IL(AC)} | Low-level AC input voltage | |
| | V _{IL(DC)} | Low-level DC input voltage | |
| | V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. | |
| | V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. | |
| | V _{SWING} | Differential input voltage | |
| | V _X | Input differential cross point voltage | |
| | V _{OX} | Output differential cross point voltage | |
| W | W | High-speed I/O block—clock boost factor | |
| X | | | |
| Y | _ | | |
| Ζ | | | |

Table 60. Glossary (Part 4 of 4)

Table 61. Document Revision History (Part 2 of 3)

| Date | Version | Changes |
|---------------|---------|---|
| | | Added the I3YY speed grade and changed the data rates for the GX channel in Table 1. |
| | | Added the I3YY speed grade to the V_{CC} description in Table 6. |
| | | Added the I3YY speed grade to V_{CCHIP_L}, V_{CCHIP_R}, V_{CCHSSI_L}, and V_{CCHSSI_R} descriptions in Table 7. |
| | | ■ Added 240-Ω to Table 11. |
| | | Changed CDR PPM tolerance in Table 23. |
| | | Added additional max data rate for fPLL in Table 23. |
| | 3.3 | Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25. |
| | | Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26. |
| | | Changed CDR PPM tolerance in Table 28. |
| | | Added additional max data rate for fPLL in Table 28. |
| | | Changed the mode descriptions for MLAB and M20K in Table 33. |
| | | ■ Changed the Max value of f _{HSCLK_OUT} for the C2, C2L, I2, I2L speed grades in Table 36. |
| November 2014 | | Changed the frequency ranges for C1 and C2 in Table 39. |
| | | Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47. |
| | | Added note about nSTATUS to Table 50, Table 51, Table 54. |
| | | Changed the available settings in Table 58. |
| | | Changed the note in "Periphery Performance". |
| | | Updated the "I/O Standard Specifications" section. |
| | | Updated the "Raw Binary File Size" section. |
| | | Updated the receiver voltage input range in Table 22. |
| | | Updated the max frequency for the LVDS clock network in Table 36. |
| | | ■ Updated the DCLK note to Figure 11. |
| | | Updated Table 23 VO_{CM} (DC Coupled) condition. |
| | | Updated Table 6 and Table 7. |
| | | ■ Added the DCLK specification to Table 55. |
| | | Updated the notes for Table 47. |
| | | Updated the list of parameters for Table 56. |
| November 2013 | 3.2 | Updated Table 28 |
| November 2013 | 3.1 | Updated Table 33 |
| November 2013 | 3.0 | Updated Table 23 and Table 28 |
| October 2013 | 2.9 | Updated the "Transceiver Characterization" section |
| October 2013 | 2.8 | Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59 |
| | | Added Figure 1 and Figure 3 |
| | | Added the "Transceiver Characterization" section |
| | | Removed all "Preliminary" designations. |

Table 61. Document Revision History (Part 3 of 3)

| Date | Version | Changes |
|---------------|---------|---|
| May 2013 | | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60 |
| | 2.7 | ■ Added Table 24, Table 48 |
| | | Updated Figure 9, Figure 10, Figure 11, Figure 12 |
| February 2013 | 2.6 | Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46 |
| | | Updated "Maximum Allowed Overshoot and Undershoot Voltage" |
| December 2012 | 2.5 | Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35 |
| | | Added Table 33 |
| | | Added "Fast Passive Parallel Configuration Timing" |
| | | Added "Active Serial Configuration Timing" |
| | | Added "Passive Serial Configuration Timing" |
| | | Added "Remote System Upgrades" |
| | | Added "User Watchdog Internal Circuitry Timing Specification" |
| | | Added "Initialization" |
| | | Added "Raw Binary File Size" |
| | | Added Figure 1, Figure 2, and Figure 3. |
| June 2012 | 2.4 | Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. |
| | | Various edits throughout to fix bugs. |
| | | Changed title of document to Stratix V Device Datasheet. |
| | | Removed document from the Stratix V handbook and made it a separate document. |
| February 2012 | 2.3 | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31. |
| December 2011 | 2.2 | ■ Added Table 2–31. |
| | | ■ Updated Table 2–28 and Table 2–34. |
| November 2011 | 2.1 | Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices. |
| | | Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25. |
| | | Various edits throughout to fix SPRs. |
| | 2.0 | Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24. |
| May 2011 | | Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title. |
| | | Chapter moved to Volume 1. |
| | | Minor text edits. |
| December 2010 | 1.1 | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23. |
| | | Converted chapter to the new template. |
| | | Minor text edits. |
| July 2010 | 1.0 | Initial release. |