# E·XFL

## Intel - 5SGSMD6K2F40I2LN Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Detuns                         |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 220000  |
| Number of Logic Elements/Cells | 583000  |
| Total RAM Bits                 | 46080000  |
| Number of I/O                  | 696   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 1517-BBGA, FCBGA  |
| Supplier Device Package        | 1517-FBGA (40x40)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgsmd6k2f40i2ln |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|                     |                  |         |     | shoon and | le entening |         | (            | -,  |  |  |  |  |
|---------------------|------------------|---------|-----|-----------|-------------|---------|--------------|-----|--|--|--|--|
| Transceiver Speed   | Core Speed Grade |         |     |           |             |         |              |     |  |  |  |  |
| Grade               | C1               | C2, C2L | C3  | C4        | 12, 12L     | 13, 13L | <b>I</b> 3YY | 14  |  |  |  |  |
| 3                   |                  | Yes     | Yes | Yes       |             | Yes     | Yes (4)      | Yes |  |  |  |  |
| GX channel—8.5 Gbps |                  | 165     | 165 | 165       |             | 163     | 163 17       | 165 |  |  |  |  |

#### Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering <sup>(1), (2), (3)</sup> (Part 2 of 2)

Notes to Table 1:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

(3) C2L, I2L, and I3L speed grades are for low-power devices.

(4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices. **Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering** <sup>(1)</sup>, <sup>(2)</sup>

| Transaction Oracle Oracle                          |     | Core Speed Grade |     |     |  |  |  |  |  |
|--|-----|------------------|-----|-----|--|--|--|--|--|
| Transceiver Speed Grade                            | C1  | C2               | 12  | 13  |  |  |  |  |  |
| 2<br>GX channel—12.5 Gbps<br>GT channel—28.05 Gbps | Yes | Yes              | _   | _   |  |  |  |  |  |
| 3<br>GX channel—12.5 Gbps<br>GT channel—25.78 Gbps | Yes | Yes              | Yes | Yes |  |  |  |  |  |

#### Notes to Table 2:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

# **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

| Table 3. | Absolute | Maximum | <b>Ratings</b> | for Stratix \ | / Devices | (Part 1 of 2) |
|----------|----------|---------|----------------|---------------|-----------|---------------|
|----------|----------|---------|----------------|---------------|-----------|---------------|

| Symbol              | Description  | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V <sub>CC</sub>     | Power supply for core voltage and periphery circuitry                  | -0.5    | 1.35    | V    |
| V <sub>CCPT</sub>   | Power supply for programmable power technology                         | -0.5    | 1.8     | V    |
| V <sub>CCPGM</sub>  | Power supply for configuration pins                                    | -0.5    | 3.9     | V    |
| V <sub>CC_AUX</sub> | Auxiliary supply for the programmable power technology                 | -0.5    | 3.4     | V    |
| V <sub>CCBAT</sub>  | Battery back-up power supply for design security volatile key register | -0.5    | 3.9     | V    |
| V <sub>CCPD</sub>   | I/O pre-driver power supply  | -0.5    | 3.9     | V    |
| V <sub>CCIO</sub>   | I/O power supply   | -0.5    | 3.9     | V    |

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

| abie J. Maximum Anoweu Overshout During Transitions |                  |               |   |      |  |  |  |  |  |  |  |
|---|------------------|---------------|---|------|--|--|--|--|--|--|--|
| Symbol  | Description      | Condition (V) | Overshoot Duration as %<br>@ T <sub>J</sub> = 100°C | Unit |  |  |  |  |  |  |  |
|   |                  | 3.8           | 100   | %    |  |  |  |  |  |  |  |
|   |                  | 3.85          | 64  | %    |  |  |  |  |  |  |  |
|   |                  | 3.9           | 36  | %    |  |  |  |  |  |  |  |
|   |                  | 3.95          | 21  | %    |  |  |  |  |  |  |  |
| Vi (AC)   | AC input voltage | 4             | 12  | %    |  |  |  |  |  |  |  |
|   |                  | 4.05          | 7   | %    |  |  |  |  |  |  |  |
|   |                  | 4.1           | 4   | %    |  |  |  |  |  |  |  |
|   |                  | 4.15          | 2   | %    |  |  |  |  |  |  |  |
|   |                  | 4.2           | 1   | %    |  |  |  |  |  |  |  |

Table 5. Maximum Allowed Overshoot During Transitions

#### Figure 1. Stratix V Device Overshoot Duration



# **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

# **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

| Table 23. | <b>Transceiver S</b> | necifications ( | for Stratix | V GX and GS | Devices (1) | (Part 1 of 7)   |
|-----------|----------------------|-----------------|-------------|-------------|-------------|-----------------|
|           | 114113001101 0       | poontoutions    | IOI OUIUUA  |             |             | (1 41 ( 1 01 1) |

| Symbol/<br>Description   | Conditions  | Trai  | isceive<br>Grade                                     | r Speed<br>1 | Transceiver Speed<br>Grade 2 |     |                     | Transceiver Speed<br>Grade 3 |         |            | Unit     |
|--|---|-------|--|--------------|------------------------------|-----|---------------------|------------------------------|---------|------------|----------|
| Description  |   | Min   | Тур  | Max          | Min                          | Тур | Max                 | Min                          | Тур     | Max        |          |
| <b>Reference Clock</b>   |   |       |  |              |                              |     |                     |                              |         |            |          |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                               | 1.2-V | PCML,  | 1.4-V PCM    | L, 1.5-V                     |     | , 2.5-V PCN<br>HCSL | 1L, Diffe                    | rential | LVPECL, L\ | /DS, and |
| Standards  | RX reference<br>clock pin   |       | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |              |                              |     |                     |                              |         |            |          |
| Input Reference<br>Clock Frequency<br>(CMU PLL) <sup>(8)</sup> | _   | 40    | _  | 710          | 40                           | _   | 710                 | 40                           | _       | 710        | MHz      |
| Input Reference<br>Clock Frequency<br>(ATX PLL) <sup>(8)</sup> | _   | 100   |  | 710          | 100                          |     | 710                 | 100                          | _       | 710        | MHz      |
| Rise time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _     | _  | 400          | _                            | _   | 400                 | _                            | _       | 400        | ps       |
| Fall time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _     | _  | 400          |                              |     | 400                 | _                            |         | 400        | μο       |
| Duty cycle   | —   | 45    | 5 — 55 45 — 55 45 — 55 %                             |              |                              |     |                     |                              |         |            |          |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express®<br>(PCIe <sup>®</sup> )                              | 30    |  | 33           | 30                           |     | 33                  | 30                           |         | 33         | kHz      |

| Symbol/  | Conditions   | Trai  | nsceive<br>Grade | r Speed<br>1          | Trai             | Transceiver Speed<br>Grade 2 |                       |                  | Transceiver Speed<br>Grade 3 |                       |             |
|--|--|-------|------------------|-----------------------|------------------|------------------------------|-----------------------|------------------|------------------------------|-----------------------|-------------|
| Description  |  | Min   | Тур              | Max                   | Min              | Тур                          | Max                   | Min              | Тур                          | Max                   | Unit        |
| Spread-spectrum<br>downspread                                      | PCle   | _     | 0 to<br>0.5      | _                     | _                | 0 to<br>0.5                  |                       | _                | 0 to<br>0.5                  | _                     | %           |
| On-chip<br>termination<br>resistors <sup>(21)</sup>                | _  | _     | 100              |                       | _                | 100                          |                       | _                | 100                          |                       | Ω           |
| Absolute V <sub>MAX</sub> <sup>(5)</sup>                           | Dedicated<br>reference<br>clock pin                    | _     | _                | 1.6                   | _                | _                            | 1.6                   | _                | _                            | 1.6                   | V           |
|  | RX reference clock pin                                 | _     | _                | 1.2                   | _                |                              | 1.2                   |                  | _                            | 1.2                   |             |
| Absolute $V_{\text{MIN}}$  | —  | -0.4  | —                |                       | -0.4             | —                            | —                     | -0.4             | —                            | —                     | V           |
| Peak-to-peak<br>differential input<br>voltage                      | _  | 200   | _                | 1600                  | 200              | _                            | 1600                  | 200              | _                            | 1600                  | mV          |
| V <sub>ICM</sub> (AC   | Dedicated<br>reference<br>clock pin                    | 1050/ | 1000/90          | 00/850 <sup>(2)</sup> | 1050/            | 1000/90                      | 00/850 <sup>(2)</sup> | 1050/            | 1000/90                      | 00/850 <sup>(2)</sup> | mV          |
| coupled) <sup>(3)</sup>  | RX reference<br>clock pin                              | 1.    | .0/0.9/0         | .85 <sup>(4)</sup>    | 1.0/0.9/0.85 (4) |                              |                       | 1.0/0.9/0.85 (4) |                              |                       | V           |
| V <sub>ICM</sub> (DC coupled)                                      | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250   |                  | 550                   | 250              |                              | 550                   | 250              |                              | 550                   | mV          |
|  | 100 Hz   | —     | —                | -70                   | —                | —                            | -70                   | —                | —                            | -70                   | dBc/Hz      |
| Transmitter  | 1 kHz  |       |                  | -90                   |                  |                              | -90                   |                  | —                            | -90                   | dBc/Hz      |
| REFCLK Phase<br>Noise  | 10 kHz   | —     | —                | -100                  | —                | —                            | -100                  | —                | —                            | -100                  | dBc/Hz      |
| (622 MHz) <sup>(20)</sup>  | 100 kHz  |       |                  | -110                  |                  | —                            | -110                  | —                | —                            | -110                  | dBc/Hz      |
|  | ≥1 MHz   | —     | —                | -120                  | —                | —                            | -120                  | —                | —                            | -120                  | dBc/Hz      |
| Transmitter<br>REFCLK Phase<br>Jitter<br>(100 MHz) <sup>(17)</sup> | 10 kHz to<br>1.5 MHz<br>(PCle)                         | _     | _                | 3                     | _                | _                            | 3                     | _                | _                            | 3                     | ps<br>(rms) |
| R <sub>REF</sub> (19)  |  |       | 1800<br>±1%      |                       | _                | 1800<br>±1%                  | _                     |                  | 180<br>0<br>±1%              |                       | Ω           |
| Transceiver Clocks   | S  |       |                  |                       |                  |                              |                       |                  |                              |                       |             |
| fixedclk clock<br>frequency  | PCIe<br>Receiver<br>Detect                             |       | 100<br>or<br>125 | _                     | _                | 100<br>or<br>125             | _                     | _                | 100<br>or<br>125             | _                     | MHz         |

# Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 2 of 7)

# Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 6 of 7)

| Symbol/   | Conditions                                   | Trai | isceive<br>Grade | r Speed<br>1                  | Trar | isceive<br>Grade | r Speed<br>2                  | Tran | isceive<br>Grade | er Speed<br>e 3               | Unit |
|---|--|------|------------------|-------------------------------|------|------------------|-------------------------------|------|------------------|-------------------------------|------|
| Description   |  | Min  | Тур              | Max                           | Min  | Тур              | Max                           | Min  | Тур              | Max                           |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        |      |                  | 500                           | _    |                  | 500                           | _    |                  | 500                           | ps   |
| CMU PLL   |  |      |                  |                               |      |                  |                               |      |                  |                               |      |
| Supported Data<br>Range   | _  | 600  |                  | 12500                         | 600  | _                | 12500                         | 600  | _                | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | _  | 1    |                  | —                             | 1    | —                | —                             | 1    | —                | —                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  |      | _                | 10                            | —    | _                | 10                            | —    | —                | 10                            | μs   |
| ATX PLL   | 1  |      |                  |                               |      |                  |                               |      |                  |                               |      |
|   | VCO<br>post-divider<br>L=2                   | 8000 |                  | 14100                         | 8000 | _                | 12500                         | 8000 | _                | 8500/<br>10312.5<br>(24)      | Mbps |
| Current and Date  | L=4  | 4000 | _                | 7050                          | 4000 | _                | 6600                          | 4000 | —                | 6600                          | Mbps |
| Supported Data<br>Rate Range  | L=8  | 2000 | _                | 3525                          | 2000 | _                | 3300                          | 2000 | _                | 3300                          | Mbps |
|   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000 | _                | 1762.5                        | 1000 |                  | 1762.5                        | 1000 |                  | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    |                  | _                             | 1    |                  |                               | 1    | —                | _                             | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —  |      |                  | 10                            | —    | —                | 10                            | —    | —                | 10                            | μs   |
| fPLL  | •  |      |                  | •                             |      |                  |                               |      | •                |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | _  | 1    | _                | _                             | 1    | _                | —                             | 1    | —                | —                             | μs   |

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

|                                   |                                  | ATX PLL                  |  |                                  | CMU PLL <sup>(2)</sup>   | )                             |                                  | fPLL                     |                               |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------------|----------------------------------|--------------------------|-------------------------------|
| Clock Network                     | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span                                      | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span               | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span               |
| x1 <sup>(3)</sup>                 | 14.1                             | —                        | 6  | 12.5                             | _                        | 6                             | 3.125                            | _                        | 3                             |
| x6 <sup>(3)</sup>                 | _                                | 14.1                     | 6  | _                                | 12.5                     | 6                             | _                                | 3.125                    | 6                             |
| x6 PLL<br>Feedback <sup>(4)</sup> | _                                | 14.1                     | Side-<br>wide  | _                                | 12.5                     | Side-<br>wide                 |                                  | _                        | _                             |
| xN (PCIe)                         | _                                | 8.0                      | 8  | _                                | 5.0                      | 8                             | _                                | _                        | _                             |
| VN (Native DHV ID)                | 8.0                              | 8.0                      | Up to 13<br>channels<br>above<br>and<br>below<br>PLL | 7.99                             | 7.99                     | Up to 13<br>channels<br>above | 3.125                            | 3.125                    | Up to 13<br>channels<br>above |
| xN (Native PHY IP)                | _                                | 8.01 to<br>9.8304        | Up to 7<br>channels<br>above<br>and<br>below<br>PLL  | 7.55                             | 7.55                     | and<br>below<br>PLL           | 3.120                            | 0.120                    | and<br>below<br>PLL           |

Notes to Table 24:

(1) Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

(2) ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

(3) Channel span is within a transceiver bank.

(4) Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

| Symbol/  | Conditions   | :  | Transceive<br>Speed Grade   |      | s    | Unit          |      |     |  |  |  |
|--|--|--|---|------|------|---------------|------|-----|--|--|--|
| Description  |  | Min  | Тур   | Max  | Min  | Тур           | Max  |     |  |  |  |
| Reference Clock  |  |  |   |      |      |               |      |     |  |  |  |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                    | 1.2-V PCN  | 1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LV<br>and HCSL |      |      |               |      |     |  |  |  |
|  | RX reference<br>clock pin                              | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |   |      |      |               |      |     |  |  |  |
| Input Reference Clock<br>Frequency (CMU<br>PLL) <sup>(6)</sup> | _  | 40   | _   | 710  | 40   | _             | 710  | MHz |  |  |  |
| Input Reference Clock<br>Frequency (ATX PLL) <sup>(6)</sup>    | _  | 100  | -   | 710  | 100  | _             | 710  | MHz |  |  |  |
| Rise time  | 20% to 80%   |  | _   | 400  |      | —             | 400  |     |  |  |  |
| Fall time  | 80% to 20%   |  |   | 400  | —    |               | 400  | ps  |  |  |  |
| Duty cycle   | —  | 45   |   | 55   | 45   |               | 55   | %   |  |  |  |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express<br>(PCIe)                                  | 30   | _   | 33   | 30   | _             | 33   | kHz |  |  |  |
| Spread-spectrum<br>downspread                                  | PCle   | _  | 0 to -0.5   |      | _    | 0 to -0.5     | _    | %   |  |  |  |
| On-chip termination resistors <sup>(19)</sup>                  | _  | _  | 100   | _    | _    | 100           | _    | Ω   |  |  |  |
| Absolute V <sub>MAX</sub> <sup>(3)</sup>                       | Dedicated<br>reference<br>clock pin                    |  | _   | 1.6  | _    | _             | 1.6  | v   |  |  |  |
|  | RX reference<br>clock pin                              | _  | _   | 1.2  | _    | _             | 1.2  |     |  |  |  |
| Absolute V <sub>MIN</sub>                                      | —  | -0.4   | —   | —    | -0.4 | —             | —    | V   |  |  |  |
| Peak-to-peak<br>differential input<br>voltage                  | _  | 200  | _   | 1600 | 200  | _             | 1600 | mV  |  |  |  |
| V <sub>ICM</sub> (AC coupled)                                  | Dedicated<br>reference<br>clock pin                    |  | 1050/1000 <sup>(2)</sup>  |      |      | 1050/1000 (   | 2)   | mV  |  |  |  |
|  | RX reference<br>clock pin                              | 1  | .0/0.9/0.85 (   | 22)  | 1    | .0/0.9/0.85 ( | 22)  | V   |  |  |  |
| V <sub>ICM</sub> (DC coupled)                                  | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250  | _   | 550  | 250  | _             | 550  | mV  |  |  |  |

#### Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) <sup>(1)</sup>

Figure 6 shows the Stratix V DC gain curves for GT channels.

Figure 6. DC Gain Curves for GT Channels

## **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

| Symbol  | Parameter   | Min  | Тур     | Max  | Unit      |
|---|---|------|---------|--|-----------|
| + (3) (4)   | Input clock cycle-to-cycle jitter ( $f_{REF} \ge 100 \text{ MHz}$ )   | _    | —       | 0.15   | UI (p-p)  |
| t <sub>INCCJ</sub> <sup>(3),</sup> <sup>(4)</sup> | Input clock cycle-to-cycle jitter (f <sub>REF</sub> < 100 MHz)  | -750 | _       | +750   | ps (p-p)  |
| t   | Period Jitter for dedicated clock output (f_{OUT} $\geq$ 100 MHz)   | _    | _       | 175 <sup>(1)</sup>                           | ps (p-p)  |
| t <sub>outpj_dc</sub> <sup>(5)</sup>              | Period Jitter for dedicated clock output (f <sub>OUT</sub> < 100 MHz)   | _    |         | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| + (5)   | Period Jitter for dedicated clock output in fractional PLL ( $f_{0UT} \geq 100 \mbox{ MHz})$                  | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>foutpj_dc</sub> <sup>(5)</sup>             | Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)                       | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| +   | Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{OUT} \ge 100 \text{ MHz}$ )                          | _    | _       | 175  | ps (p-p)  |
| t <sub>outccj_dc</sub> <sup>(5)</sup>             | Cycle-to-Cycle Jitter for a dedicated clock output (f <sub>0UT</sub> < 100 MHz)                               | _    | _       | 17.5   | mUI (p-p) |
| <b>+</b> <i>(5)</i>                               | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f_{OUT} $\geq$ 100 MHz)                 | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTCCJ_DC</sub> <sup>(5)</sup>            | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )+         | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| t <sub>outpj_io</sub> (5),                        | Period Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} $\geq$ 100 MHz)                     | _    | _       | 600  | ps (p-p)  |
| (8)   | Period Jitter for a clock output on a regular I/O<br>(f <sub>OUT</sub> < 100 MHz)                             | _    | _       | 60   | mUI (p-p) |
| t <sub>FOUTPJ_IO</sub> (5),                       | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )         | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)   | Period Jitter for a clock output on a regular I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)              | _    | _       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| t <sub>outccj_io</sub> (5),                       | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} $\geq$ 100 MHz)             | _    | _       | 600  | ps (p-p)  |
| (8)   | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)               | _    | _       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| t <sub>foutccj_10</sub> <sup>(5),</sup>           | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{0UT} \geq 100 \mbox{ MHz})$ | _    | _       | 600 <sup>(10)</sup>                          | ps (p-p)  |
| (8), (11)   | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )   | _    | _       | 60   | mUI (p-p) |
| t <sub>casc_outpj_dc</sub>                        | Period Jitter for a dedicated clock output in cascaded PLLs (f_{0UT} $\geq$ 100 MHz)                          |      | _       | 175  | ps (p-p)  |
| (5), (6)  | Period Jitter for a dedicated clock output in cascaded PLLs (f <sub>OUT</sub> < 100 MHz)                      |      | _       | 17.5   | mUI (p-p) |
| f <sub>DRIFT</sub>                                | Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$  | _    | _       | ±10  | %         |
| dK <sub>BIT</sub>                                 | Bit number of Delta Sigma Modulator (DSM)   | 8    | 24      | 32   | Bits      |
| k <sub>value</sub>                                | Numerator of Fraction   | 128  | 8388608 | 2147483648                                   |           |

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| Mode                  | C1  | C2, C2L | 12, 12L | C3  | 13, 13L,<br>13YY | C4  | 14  | Unit |  |  |
|-----------------------|---|---------|---------|-----|------------------|-----|-----|------|--|--|
|                       | Modes using Three DSPs  |         |         |     |                  |     |     |      |  |  |
| One complex 18 x 25   | One complex 18 x 25         425         425         415         340         340         275         265 |         |         |     |                  |     |     |      |  |  |
| Modes using Four DSPs |   |         |         |     |                  |     |     |      |  |  |
| One complex 27 x 27   | 465   | 465     | 465     | 380 | 380              | 300 | 290 | MHz  |  |  |

#### Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

# **Memory Block Specifications**

Table 33 lists the Stratix V memory block specifications.

# Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 1 of 2)

|        | Mode                                       | <b>Resources Used</b> |        | Performance |            |     |     |         |                     |     |      |
|--------|--|-----------------------|--------|-------------|------------|-----|-----|---------|---------------------|-----|------|
| Memory |  | ALUTS                 | Memory | C1          | C2,<br>C2L | C3  | C4  | 12, 12L | 13,<br>13L,<br>13YY | 14  | Unit |
|        | Single port, all supported widths          | 0                     | 1      | 450         | 450        | 400 | 315 | 450     | 400                 | 315 | MHz  |
| MLAB   | Simple dual-port,<br>x32/x64 depth         | 0                     | 1      | 450         | 450        | 400 | 315 | 450     | 400                 | 315 | MHz  |
| IVILAD | Simple dual-port, x16 depth <sup>(3)</sup> | 0                     | 1      | 675         | 675        | 533 | 400 | 675     | 533                 | 400 | MHz  |
|        | ROM, all supported widths                  | 0                     | 1      | 600         | 600        | 500 | 450 | 600     | 500                 | 450 | MHz  |

|               |   | Resour | ces Used |     |            | Pe  | erforman | ce      |                     |     |      |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory        | Mode  | ALUTS  | Memory   | C1  | C2,<br>C2L | C3  | C4       | 12, 12L | 13,<br>13L,<br>13YY | 14  | Unit |
|               | Single-port, all<br>supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port with<br>the read-during-write<br>option set to <b>Old Data</b> ,<br>all supported widths | 0      | 1        | 525 | 525        | 455 | 400      | 525     | 455                 | 400 | MHz  |
| M20K<br>Block | Simple dual-port with ECC enabled, 512 × 32   | 0      | 1        | 450 | 450        | 400 | 350      | 450     | 400                 | 350 | MHz  |
|               | Simple dual-port with<br>ECC and optional<br>pipeline registers<br>enabled, 512 × 32                      | 0      | 1        | 600 | 600        | 500 | 450      | 600     | 500                 | 450 | MHz  |
|               | True dual port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | ROM, all supported widths   | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |

### Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)

#### Notes to Table 33:

(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50**% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

(2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.

(3) The F<sub>MAX</sub> specification is only achievable with Fitter options, MLAB Implementation In 16-Bit Deep Mode enabled.

# **Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

#### **Table 34. Internal Temperature Sensing Diode Specification**

| Temperature<br>Range | Accuracy | Offset<br>Calibrated<br>Option | Sampling Rate  | Conversion<br>Time | Resolution | Minimum<br>Resolution<br>with no<br>Missing Codes |
|----------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| -40°C to 100°C       | ±8°C     | No                             | 1 MHz, 500 KHz | < 100 ms           | 8 bits     | 8 bits  |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

|  | Table 35. | External | Temperature | Sensing Diode | e Specifications | for Stratix V Devices |
|--|-----------|----------|-------------|---------------|------------------|-----------------------|
|--|-----------|----------|-------------|---------------|------------------|-----------------------|

| Description                              | Min   | Тур   | Max   | Unit |
|--|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | —     | 200   | μΑ   |
| V <sub>bias,</sub> voltage across diode  | 0.3   | —     | 0.9   | V    |
| Series resistance                        | —     | —     | < 1   | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 | —    |

| 0h.a.l  | Conditions   |     | C1  |      | C2, | C2L, I | 2, I2L | C3, | 13, 131 | ., <b>I</b> 3YY | C4,14 |     |      | 11   |
|---|--|-----|-----|------|-----|--------|--------|-----|---------|-----------------|-------|-----|------|------|
| Symbol  |  | Min | Тур | Max  | Min | Тур    | Max    | Min | Тур     | Max             | Min   | Тур | Max  | Unit |
| Transmitter   | •  |     |     |      |     |        |        |     |         |                 |       |     |      | •    |
|   | SERDES factor J<br>= 3 to 10 (9), (11),<br>(12), (13), (14), (15),<br>(16)                   | (6) | _   | 1600 | (6) | _      | 1434   | (6) | _       | 1250            | (6)   | _   | 1050 | Mbps |
|   | $\begin{array}{c} \text{SERDES factor J} \\ \geq 4 \end{array}$                              |     |     |      |     |        |        |     |         |                 |       |     |      |      |
| True<br>Differential<br>I/O Standards   | LVDS TX with<br>DPA <sup>(12)</sup> , <sup>(14)</sup> , <sup>(15)</sup> ,<br><sup>(16)</sup> | (6) |     | 1600 | (6) |        | 1600   | (6) | _       | 1600            | (6)   | _   | 1250 | Mbps |
| - f <sub>HSDR</sub> (data<br>rate)  | SERDES factor J<br>= 2,  | (6) |     | (7)  | (6) |        | (7)    | (6) |         | (7)             | (6)   |     | (7)  | Mbps |
|   | uses DDR<br>Registers  | (0) | _   | (7)  | (0) |        | (7)    | (0) | _       | (7)             | (0)   | _   | (7)  | wups |
|   | SERDES factor J<br>= 1,<br>uses SDR<br>Register  | (6) | _   | (7)  | (6) | _      | (7)    | (6) |         | (7)             | (6)   |     | (7)  | Mbps |
| Emulated<br>Differential<br>I/O Standards<br>with Three<br>External<br>Output<br>Resistor<br>Networks -<br>f <sub>HSDR</sub> (data<br>rate) <sup>(10)</sup> | SERDES factor J<br>= 4 to 10 $(17)$  | (6) |     | 1100 | (6) |        | 1100   | (6) |         | 840             | (6)   |     | 840  | Mbps |
| t <sub>x Jitter</sub> - True<br>Differential  | Total Jitter for<br>Data Rate<br>600 Mbps -<br>1.25 Gbps                                     | _   | _   | 160  | _   | _      | 160    |     |         | 160             | _     |     | 160  | ps   |
| I/O Standards   | Total Jitter for<br>Data Rate<br>< 600 Mbps  | _   | _   | 0.1  | _   | _      | 0.1    | _   | _       | 0.1             | _     | _   | 0.1  | UI   |
| t <sub>x Jitter</sub> -<br>Emulated<br>Differential<br>I/O Standards  | Total Jitter for<br>Data Rate<br>600 Mbps - 1.25<br>Gbps                                     | _   | _   | 300  | _   | _      | 300    | _   | _       | 300             | _     | _   | 325  | ps   |
| with Three<br>External<br>Output<br>Resistor<br>Network   | Total Jitter for<br>Data Rate<br>< 600 Mbps  | _   |     | 0.2  |     |        | 0.2    |     |         | 0.2             | _     |     | 0.25 | UI   |

# Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

| Clock        | Parameter                       | Symbol                        | C     | 1    | C2, C2L | , 12, 12L | C3, I3<br>I3 |     | C4  | ,14 | Unit |
|--------------|---------------------------------|-------------------------------|-------|------|---------|-----------|--------------|-----|-----|-----|------|
| Network      |                                 |                               | Min   | Max  | Min     | Max       | Min          | Max | Min | Max |      |
|              | Clock period jitter             | $t_{JIT(per)}$                | -25   | 25   | -25     | 25        | -30          | 30  | -35 | 35  | ps   |
| PHY<br>Clock | Cycle-to-cycle period<br>jitter | $t_{\text{JIT(cc)}}$          | -50   | 50   | -50     | 50        | -60          | 60  | -70 | 70  | ps   |
|              | Duty cycle jitter               | $t_{\text{JIT}(\text{duty})}$ | -37.5 | 37.5 | -37.5   | 37.5      | -45          | 45  | -56 | 56  | ps   |

#### Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 2 of 2) (2), (3)

#### Notes to Table 42:

(1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.

(2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.

(3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

# **OCT Calibration Block Specifications**

Table 43 lists the OCT calibration block specifications for Stratix V devices.

#### Table 43. OCT Calibration Block Specifications for Stratix V Devices

| Symbol                | Description   | Min | Тур  | Max | Unit   |
|-----------------------|---|-----|------|-----|--------|
| OCTUSRCLK             | Clock required by the OCT calibration blocks  |     | _    | 20  | MHz    |
| T <sub>OCTCAL</sub>   | Number of OCTUSRCLK clock cycles required for OCT $\rm R_S/R_T$ calibration   | _   | 1000 | _   | Cycles |
| T <sub>OCTSHIFT</sub> | Number of OCTUSRCLK clock cycles required for the OCT code to shift out   | —   | 32   | _   | Cycles |
| T <sub>RS_RT</sub>    | Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | _   | 2.5  |     | ns     |

Figure 10 shows the timing diagram for the oe and dyn\_term\_ctrl signals.

#### Figure 10. Timing Diagram for oe and dyn\_term\_ctrl Signals



| Family                     | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(4), (5)</sup> |
|----------------------------|--------|---------|--------------------------------|--|
| Stratix V E <sup>(1)</sup> | 5SEE9  | —       | 342,742,976                    | 700,888                                    |
|                            | 5SEEB  | _       | 342,742,976                    | 700,888                                    |

#### Table 47. Uncompressed .rbf Sizes for Stratix V Devices

#### Notes to Table 47:

(1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.

(2) 36-transceiver devices.

(3) 24-transceiver devices.

(4) File size for the periphery image.

(5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

• For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help.* 

Table 48 lists the minimum configuration time estimates for Stratix V devices.

| Variant | Member         |       | Active Serial <sup>(1)</sup> |                        | Fast Passive Parallel <sup>(2)</sup> |            |                        |  |
|---------|----------------|-------|------------------------------|------------------------|--------------------------------------|------------|------------------------|--|
|         | Member<br>Code | Width | DCLK (MHz)                   | Min Config<br>Time (s) | Width                                | DCLK (MHz) | Min Config<br>Time (s) |  |
|         | A3             | 4     | 100                          | 0.534                  | 32                                   | 100        | 0.067                  |  |
|         | AS             | 4     | 100                          | 0.344                  | 32                                   | 100        | 0.043                  |  |
|         | A4             | 4     | 100                          | 0.534                  | 32                                   | 100        | 0.067                  |  |
|         | A5             | 4     | 100                          | 0.675                  | 32                                   | 100        | 0.084                  |  |
| GX      | A7             | 4     | 100                          | 0.675                  | 32                                   | 100        | 0.084                  |  |
|         | A9             | 4     | 100                          | 0.857                  | 32                                   | 100        | 0.107                  |  |
|         | AB             | 4     | 100                          | 0.857                  | 32                                   | 100        | 0.107                  |  |
|         | B5             | 4     | 100                          | 0.676                  | 32                                   | 100        | 0.085                  |  |
|         | B6             | 4     | 100                          | 0.676                  | 32                                   | 100        | 0.085                  |  |
|         | B9             | 4     | 100                          | 0.857                  | 32                                   | 100        | 0.107                  |  |
|         | BB             | 4     | 100                          | 0.857                  | 32                                   | 100        | 0.107                  |  |
| ст      | C5             | 4     | 100                          | 0.675                  | 32                                   | 100        | 0.084                  |  |
| GT      | C7             | 4     | 100                          | 0.675                  | 32                                   | 100        | 0.084                  |  |



#### Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

#### Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 60

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is more than 1.

| Symbol                            | Parameter   | Minimum   | Maximum              | Units |
|-----------------------------------|---|---|----------------------|-------|
| t <sub>CF2CD</sub>                | nCONFIG low to CONF_DONE low                      | —   | 600                  | ns    |
| t <sub>CF2ST0</sub>               | nCONFIG low to nSTATUS low                        | —   | 600                  | ns    |
| t <sub>CFG</sub>                  | nCONFIG low pulse width                           | 2   | _                    | μS    |
| t <sub>STATUS</sub>               | nSTATUS low pulse width                           | 268   | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2ST1</sub>               | nCONFIG high to nSTATUS high                      | —   | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506   | _                    | μS    |
| t <sub>ST2CK</sub> <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2   | —                    | μS    |
| t <sub>DSU</sub>                  | DATA [] setup time before rising edge on DCLK     | 5.5   |                      | ns    |
| t <sub>DH</sub>                   | DATA [] hold time after rising edge on DCLK       | N-1/f <sub>DCLK</sub> <sup>(5)</sup>                |                      | S     |
| t <sub>CH</sub>                   | DCLK high time                                    | $0.45 	imes 1/f_{MAX}$                              |                      | S     |
| t <sub>CL</sub>                   | DCLK low time                                     | $0.45\times1/f_{MAX}$                               |                      | S     |
| t <sub>CLK</sub>                  | DCLK period                                       | 1/f <sub>MAX</sub>                                  |                      | S     |
| f                                 | DCLK frequency (FPP ×8/×16)                       | —   | 125                  | MHz   |
| f <sub>MAX</sub>                  | DCLK frequency (FPP ×32)                          | —   | 100                  | MHz   |
| t <sub>R</sub>                    | Input rise time                                   | —   | 40                   | ns    |
| t <sub>F</sub>                    | Input fall time                                   | —   | 40                   | ns    |
| t <sub>CD2UM</sub>                | CONF_DONE high to user mode <sup>(3)</sup>        | 175   | 437                  | μS    |
| t <sub>CD2CU</sub>                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum<br>DCLK period                          | _                    | _     |
| t <sub>CD2UMC</sub>               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU}$ + (8576 × CLKUSR period) <sup>(4)</sup> | _                    | _     |

#### Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the  ${\tt DCLK}\mbox{-to-DATA}$  ratio and  $f_{{\tt DCLK}}$  is the  ${\tt DCLK}$  frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

# **Active Serial Configuration Timing**

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

| Table 52. | DCLK Frequency | Specification in the <i>l</i> | AS Configuration Scheme | (1), (2) |
|-----------|----------------|-------------------------------|-------------------------|----------|
|-----------|----------------|-------------------------------|-------------------------|----------|

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3     | 7.9     | 12.5    | MHz  |
| 10.6    | 15.7    | 25.0    | MHz  |
| 21.3    | 31.4    | 50.0    | MHz  |
| 42.6    | 62.9    | 100.0   | MHz  |

#### Notes to Table 52:

(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.





#### Notes to Figure 14:

- (1) If you are using AS  $\times 4$  mode, this signal represents the AS\_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 53 lists the timing parameters for AS  $\times 1$  and AS  $\times 4$  configurations in Stratix V devices.

| Symbol          | Parameter                                   | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t <sub>CO</sub> | DCLK falling edge to AS_DATA0/ASDO output   | —       | 2       | ns    |
| t <sub>SU</sub> | Data setup time before falling edge on DCLK | 1.5     | —       | ns    |
| t <sub>H</sub>  | Data hold time after falling edge on DCLK   | 0       | —       | ns    |

| Parameter Available |          | Min                  | Fast       | Slow Model |       |       |       |       |       |             |       |      |
|---------------------|----------|----------------------|------------|------------|-------|-------|-------|-------|-------|-------------|-------|------|
| (1)                 | Settings | <b>Offset</b><br>(2) | Industrial | Commercial | C1    | C2    | C3    | C4    | 12    | 13,<br>13YY | 14    | Unit |
| D3                  | 8        | 0                    | 1.587      | 1.699      | 2.793 | 2.793 | 2.992 | 3.192 | 2.811 | 3.047       | 3.257 | ns   |
| D4                  | 64       | 0                    | 0.464      | 0.492      | 0.838 | 0.838 | 0.924 | 1.011 | 0.843 | 0.920       | 1.006 | ns   |
| D5                  | 64       | 0                    | 0.464      | 0.493      | 0.838 | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D6                  | 32       | 0                    | 0.229      | 0.244      | 0.415 | 0.415 | 0.458 | 0.503 | 0.418 | 0.456       | 0.499 | ns   |

#### Notes to Table 58:

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D5, and D6 in the Assignment Name column of Assignment Editor.

(2) Minimum offset does not include the intrinsic delay.

# **Programmable Output Buffer Delay**

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

| Table 55. Flugiallillable Uulput Duffel Delay für Stratix V Devices' | Table 59. | ). Programmable Output Buffer Delay for | r Stratix V Devices († |
|--|-----------|---|------------------------|
|--|-----------|---|------------------------|

| Symbol              | Parameter                  | Typical     | Unit |
|---------------------|----------------------------|-------------|------|
|                     |                            | 0 (default) | ps   |
| D                   | Rising and/or falling edge | 25          | ps   |
| D <sub>OUTBUF</sub> | delay                      | 50          | ps   |
|                     |                            | 75          | ps   |

Note to Table 59:

(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

# Glossary

Table 60 lists the glossary for this chapter.

Table 60. Glossary (Part 1 of 4)

| Letter | Subject Definitions  |   |  |  |
|--------|----------------------|---|--|--|
| Α      |                      |   |  |  |
| В      | —                    | —   |  |  |
| С      |                      |   |  |  |
| D      | _                    | _   |  |  |
| E      | —                    | _   |  |  |
|        | f <sub>HSCLK</sub>   | Left and right PLL input clock frequency.   |  |  |
| F      | f <sub>HSDR</sub>    | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA. |  |  |
|        | f <sub>hsdrdpa</sub> | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.  |  |  |

# Table 61. Document Revision History (Part 2 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
|               |         | Added the I3YY speed grade and changed the data rates for the GX channel in Table 1.  |
|               |         | <ul> <li>Added the I3YY speed grade to the V<sub>CC</sub> description in Table 6.</li> </ul>  |
|               |         | <ul> <li>Added the I3YY speed grade to V<sub>CCHIP_L</sub>, V<sub>CCHIP_R</sub>, V<sub>CCHSSI_L</sub>, and V<sub>CCHSSI_R</sub> descriptions in<br/>Table 7.</li> </ul>   |
|               |         | ■ Added 240-Ω to Table 11.  |
|               |         | Changed CDR PPM tolerance in Table 23.  |
|               |         | <ul> <li>Added additional max data rate for fPLL in Table 23.</li> </ul>  |
|               | 3.3     | <ul> <li>Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in<br/>Table 25.</li> </ul>  |
|               |         | <ul> <li>Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in<br/>Table 26.</li> </ul>  |
|               |         | Changed CDR PPM tolerance in Table 28.  |
|               |         | <ul> <li>Added additional max data rate for fPLL in Table 28.</li> </ul>  |
|               |         | Changed the mode descriptions for MLAB and M20K in Table 33.  |
|               |         | ■ Changed the Max value of f <sub>HSCLK_OUT</sub> for the C2, C2L, I2, I2L speed grades in Table 36.  |
| November 2014 |         | <ul> <li>Changed the frequency ranges for C1 and C2 in Table 39.</li> </ul>   |
|               |         | Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47.  |
|               |         | <ul> <li>Added note about nSTATUS to Table 50, Table 51, Table 54.</li> </ul>   |
|               |         | <ul> <li>Changed the available settings in Table 58.</li> </ul>   |
|               |         | <ul> <li>Changed the note in "Periphery Performance".</li> </ul>  |
|               |         | <ul> <li>Updated the "I/O Standard Specifications" section.</li> </ul>  |
|               |         | <ul> <li>Updated the "Raw Binary File Size" section.</li> </ul>   |
|               |         | <ul> <li>Updated the receiver voltage input range in Table 22.</li> </ul>   |
|               |         | <ul> <li>Updated the max frequency for the LVDS clock network in Table 36.</li> </ul>   |
|               |         | ■ Updated the DCLK note to Figure 11.   |
|               |         | <ul> <li>Updated Table 23 VO<sub>CM</sub> (DC Coupled) condition.</li> </ul>  |
|               |         | <ul> <li>Updated Table 6 and Table 7.</li> </ul>  |
|               |         | ■ Added the DCLK specification to Table 55.   |
|               |         | <ul> <li>Updated the notes for Table 47.</li> </ul>   |
|               |         | <ul> <li>Updated the list of parameters for Table 56.</li> </ul>  |
| November 2013 | 3.2     | Updated Table 28  |
| November 2013 | 3.1     | Updated Table 33  |
| November 2013 | 3.0     | Updated Table 23 and Table 28   |
| October 2013  | 2.9     | <ul> <li>Updated the "Transceiver Characterization" section</li> </ul>  |
| October 2013  | 2.8     | <ul> <li>Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59</li> </ul> |
|               |         | <ul> <li>Added Figure 1 and Figure 3</li> </ul>   |
|               |         | <ul> <li>Added the "Transceiver Characterization" section</li> </ul>  |
|               |         | <ul> <li>Removed all "Preliminary" designations.</li> </ul>   |

Table 61. Document Revision History (Part 3 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
| May 2013      |         | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60   |
|               | 2.7     | ■ Added Table 24, Table 48  |
|               |         | <ul> <li>Updated Figure 9, Figure 10, Figure 11, Figure 12</li> </ul>   |
| February 2013 | 2.6     | <ul> <li>Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35,<br/>Table 46</li> </ul>  |
|               |         | <ul> <li>Updated "Maximum Allowed Overshoot and Undershoot Voltage"</li> </ul>  |
| December 2012 | 2.5     | <ul> <li>Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27,<br/>Table 30, Table 32, Table 35</li> </ul>  |
|               |         | Added Table 33  |
|               |         | <ul> <li>Added "Fast Passive Parallel Configuration Timing"</li> </ul>  |
|               |         | <ul> <li>Added "Active Serial Configuration Timing"</li> </ul>  |
|               |         | <ul> <li>Added "Passive Serial Configuration Timing"</li> </ul>   |
|               |         | <ul> <li>Added "Remote System Upgrades"</li> </ul>  |
|               |         | <ul> <li>Added "User Watchdog Internal Circuitry Timing Specification"</li> </ul>   |
|               |         | Added "Initialization"  |
|               |         | <ul> <li>Added "Raw Binary File Size"</li> </ul>  |
|               |         | <ul> <li>Added Figure 1, Figure 2, and Figure 3.</li> </ul>   |
| June 2012     | 2.4     | <ul> <li>Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.</li> </ul> |
|               |         | <ul> <li>Various edits throughout to fix bugs.</li> </ul>   |
|               |         | <ul> <li>Changed title of document to Stratix V Device Datasheet.</li> </ul>  |
|               |         | Removed document from the Stratix V handbook and made it a separate document.   |
| February 2012 | 2.3     | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.   |
| December 2011 | 2.2     | ■ Added Table 2–31.   |
|               |         | ■ Updated Table 2–28 and Table 2–34.  |
| November 2011 | 2.1     | <ul> <li>Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about<br/>Stratix V GT devices.</li> </ul>   |
|               |         | <ul> <li>Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.</li> </ul>   |
|               |         | <ul> <li>Various edits throughout to fix SPRs.</li> </ul>   |
|               | 2.0     | <ul> <li>Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and<br/>Table 2–24.</li> </ul>  |
| May 2011      |         | <ul> <li>Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.</li> </ul>   |
|               |         | <ul> <li>Chapter moved to Volume 1.</li> </ul>  |
|               |         | <ul> <li>Minor text edits.</li> </ul>   |
| December 2010 | 1.1     | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.   |
|               |         | <ul> <li>Converted chapter to the new template.</li> </ul>  |
|               |         | <ul> <li>Minor text edits.</li> </ul>   |
| July 2010     | 1.0     | Initial release.  |