



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 220000 |
| Number of Logic Elements/Cells | 583000 |
| Total RAM Bits | 46080000 |
| Number of I/O | 696 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1517-BBGA, FCBGA |
| Supplier Device Package | 1517-FBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgsmd6k3f40c3n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Electrical Characteristics Page 3

Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 2 of 2)

| Symbol | Description | Minimum | Maximum | Unit |
|-----------------------|--------------------------------|---------|---------|------|
| V _{CCD_FPLL} | PLL digital power supply | -0.5 | 1.8 | V |
| V _{CCA_FPLL} | PLL analog power supply | -0.5 | 3.4 | V |
| V _I | DC input voltage | -0.5 | 3.8 | V |
| T _J | Operating junction temperature | -55 | 125 | °C |
| T _{STG} | Storage temperature (No bias) | -65 | 150 | °C |
| I _{OUT} | DC output current per pin | -25 | 40 | mA |

Table 4 lists the absolute conditions for the transceiver power supply for Stratix V GX, GS, and GT devices.

Table 4. Transceiver Power Supply Absolute Conditions for Stratix V GX, GS, and GT Devices

| Symbol | Description | Devices | Minimum | Maximum | Unit |
|-----------------------|--|------------|---------|---------|------|
| V _{CCA_GXBL} | Transceiver channel PLL power supply (left side) | GX, GS, GT | -0.5 | 3.75 | V |
| V _{CCA_GXBR} | Transceiver channel PLL power supply (right side) | GX, GS | -0.5 | 3.75 | V |
| V _{CCA_GTBR} | Transceiver channel PLL power supply (right side) | GT | -0.5 | 3.75 | V |
| V _{CCHIP_L} | Transceiver hard IP power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCHIP_R} | Transceiver hard IP power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCHSSI_L} | Transceiver PCS power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCHSSI_R} | Transceiver PCS power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCR_GXBL} | Receiver analog power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCR_GXBR} | Receiver analog power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCR_GTBR} | Receiver analog power supply for GT channels (right side) | GT | -0.5 | 1.35 | V |
| V _{CCT_GXBL} | Transmitter analog power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCT_GXBR} | Transmitter analog power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCT_GTBR} | Transmitter analog power supply for GT channels (right side) | GT | -0.5 | 1.35 | V |
| V _{CCL_GTBR} | Transmitter clock network power supply (right side) | GT | -0.5 | 1.35 | V |
| V _{CCH_GXBL} | Transmitter output buffer power supply (left side) | GX, GS, GT | -0.5 | 1.8 | V |
| V _{CCH_GXBR} | Transmitter output buffer power supply (right side) | GX, GS, GT | -0.5 | 1.8 | V |

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 5 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Page 6 Electrical Characteristics

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

| Symbol | Description | Condition | Min ⁽⁴⁾ | Тур | Max ⁽⁴⁾ | Unit |
|--------|------------------------|--------------|--------------------|-----|--------------------|------|
| t | Power supply ramp time | Standard POR | 200 μs | _ | 100 ms | _ |
| LRAMP | ower supply rainp time | Fast POR | 200 μs | _ | 4 ms | _ |

Notes to Table 6:

- (1) V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect V_{CCBAT} to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V_{CCBAT}. Stratix V devices will not exit POR if V_{CCBAT} stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.
- (4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit | |
|-----------------------|---|------------|------------------------|---------|------------------------|------|--|
| V _{CCA_GXBL} | Transceiver channel PLL power supply (left | GX, GS, GT | 2.85 | 3.0 | 3.15 | V | |
| (1), (3) | side) | ७४, ७७, ७१ | 2.375 | 2.5 | 2.625 | V | |
| V _{CCA_GXBR} | Transceiver channel PLL power supply (right | GX, GS | 2.85 | 3.0 | 3.15 | V | |
| $(1), (\overline{3})$ | side) | রম, রহ | 2.375 | 2.5 | 2.625 | V | |
| V _{CCA_GTBR} | Transceiver channel PLL power supply (right side) | GT | 2.85 | 3.0 | 3.15 | V | |
| | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V | |
| V _{CCHIP_L} | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V | |
| | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V | |
| V_{CCHIP_R} | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V | |
| | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V | |
| V _{CCHSSI_L} | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V | |
| | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V | |
| V _{CCHSSI_R} | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V | |
| | | | 0.82 | 0.85 | 0.88 | V | |
| V _{CCR_GXBL} | Receiver analog power supply (left side) | CV CC CT | 0.87 | 0.90 | 0.93 | | |
| (2) | Treceiver arialog power supply (left side) | GX, GS, GT | 0.97 | 1.0 | 1.03 | | |
| | | | 1.03 | 1.05 | 1.07 | | |

Electrical Characteristics Page 11

| | | | Resistance Tolerance | | | | | |
|----------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|--|
| Symbol | Description | Conditions | C1 | C2,I2 | C3, I3, I3YY | C4, I4 | Unit | |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCIO} = 1.8 and 1.5 V | ±30 | ±30 | ±40 | ±40 | % | |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCIO} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % | |
| 100-Ω R _D | Internal differential termination (100-Ω setting) | V _{CCPD} = 2.5 V | ±25 | ±25 | ±25 | ±25 | % | |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \Big(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

Notes to Equation 1:

- (1) The R_{OCT} value shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V_{CCIO} at power-up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of R_{SCAL} with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) (1)

| Symbol | Description | V _{CCIO} (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| | | 3.0 | 0.0297 | |
| | OCT variation with voltage without recalibration | 2.5 | 0.0344 | |
| dR/dV | | 1.8 | 0.0499 | %/mV |
| | | 1.5 | 0.0744 | |
| | | 1.2 | 0.1241 | |

Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard | V _{IL(D(} | ; ₎ (V) | V _{IH(D} | _{C)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | I _{ol} (mA) | l _{oh} |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru | Min Max | | Min Max | | Max | Min | Max | Min | I _{OI} (IIIA) | (mA) |
| HSTL-18 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-18 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCIO} | 0.75* V _{CCIO} | 8 | -8 |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCIO} | 0.75* V _{CCIO} | 16 | -16 |
| HSUL-12 | _ | V _{REF} – 0.13 | V _{REF} + 0.13 | _ | V _{REF} – 0.22 | V _{REF} + 0.22 | 0.1* V _{CCIO} | 0.9* V _{CCIO} | _ | |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard | V _{CCIO} (V) | | | V _{SWIN} | V _{SWING(DC)} (V) | | V _{X(AC)} (V) | | V _{SWING(AC)} (V) | |
|-------------------------|-----------------------|------|-------|-------------------|----------------------------|------------------------------|------------------------|------------------------------|--|---|
| I/O Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.3 | V _{CCIO} + 0.6 | V _{CCIO} /2 – 0.2 | _ | V _{CCIO} /2 + 0.2 | 0.62 | V _{CCIO} + 0.6 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.25 | V _{CCIO} + 0.6 | V _{CCIO} /2 – 0.175 | _ | V _{CCIO} /2 + 0.175 | 0.5 | V _{CCIO} + 0.6 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | (1) | V _{CCIO} /2 – 0.15 | _ | V _{CCIO} /2 + 0.15 | 0.35 | _ |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.45 | 0.2 | (1) | V _{CCIO} /2 – 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | 2(V _{IL(AC)} - V _{REF}) |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.31 | 0.18 | (1) | V _{CCIO} /2 – 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | _ |
| SSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.18 | _ | V _{REF} -0.15 | V _{CCIO} /2 | V _{REF} + 0.15 | -0.30 | 0.30 |

Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O | I/O V _{CC10} (V) | | | V _{DIF(} | _{DC)} (V) | V _{X(AC)} (V) | | | | V _{CM(DC)} (V | V _{DIF(AC)} (V) | | |
|------------------------|---------------------------|-----|-------|-------------------|--------------------|------------------------|-----|------|------|------------------------|--------------------------|-----|-----|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | _ | 0.78 | _ | 1.12 | 0.78 | _ | 1.12 | 0.4 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | | 0.68 | _ | 0.9 | 0.68 | | 0.9 | 0.4 | _ |

⁽¹⁾ The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits $(V_{IH(DC)})$ and $V_{IL(DC)})$.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 4 of 7)

| Symbol/ | Conditions | Tra | nsceive Grade | r Speed 1 | Trai | nsceive Grade | | Trai | nsceive Grade | r Speed 3 | Unit |
|---|--|-----|------------------|--------------|------|------------------|-----|------|------------------|--------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | 85– Ω setting | _ | 85 ± 30% | _ | _ | 85 ± 30% | _ | _ | 85 ± 30% | _ | Ω |
| Differential on- chip termination resistors ⁽²¹⁾ | 100–Ω setting | _ | 100 ± 30% | _ | _ | 100 ± 30% | _ | _ | 100 ± 30% | _ | Ω |
| | 120–Ω setting | _ | 120 ± 30% | | _ | 120 ± 30% | | _ | 120 ± 30% | _ | Ω |
| | 150-Ω setting | _ | 150 ± 30% | _ | _ | 150 ± 30% | _ | _ | 150 ± 30% | _ | Ω |
| | V _{CCR_GXB} = 0.85 V or 0.9 V full bandwidth | _ | 600 | _ | _ | 600 | _ | _ | 600 | _ | mV |
| V _{ICM} (AC and DC coupled) | $\begin{array}{c} V_{CCR_GXB} = \\ 0.85 \text{ V or } 0.9 \\ \text{V} \\ \text{half} \\ \text{bandwidth} \end{array}$ | _ | 600 | _ | _ | 600 | _ | _ | 600 | _ | mV |
| coupleu) | V _{CCR_GXB} = 1.0 V/1.05 V full bandwidth | _ | 700 | _ | _ | 700 | _ | _ | 700 | _ | mV |
| | V _{CCR_GXB} = 1.0 V half bandwidth | _ | 750 | _ | _ | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} (11) | _ | _ | _ | 10 | _ | _ | 10 | _ | _ | 10 | μs |
| t _{LTD} (12) | _ | 4 | _ | | 4 | | | 4 | | _ | μs |
| t _{LTD_manual} (13) | _ | 4 | _ | | 4 | _ | | 4 | _ | | μs |
| t _{LTR_LTD_manual} (14) | _ | 15 | _ | _ | 15 | | _ | 15 | | _ | μs |
| Run Length | _ | | _ | 200 | | _ | 200 | _ | | 200 | UI |
| Programmable equalization (AC Gain) ⁽¹⁰⁾ | Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz) | _ | _ | 16 | _ | _ | 16 | _ | _ | 16 | dB |

Page 22 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 5 of 7)

| Symbol/ | Conditions | Tra | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | sceive Grade | r Speed e 3 | Unit |
|---|---|-----|------------------|--------------|------|------------------|--------------|------|-----------------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | DC Gain Setting = 0 | | 0 | _ | _ | 0 | | _ | 0 | _ | dB |
| | DC Gain Setting = 1 | | 2 | _ | _ | 2 | | _ | 2 | _ | dB |
| Programmable DC gain | DC Gain Setting = 2 | | 4 | _ | | 4 | _ | _ | 4 | _ | dB |
| | DC Gain Setting = 3 | _ | 6 | _ | _ | 6 | _ | _ | 6 | _ | dB |
| | DC Gain Setting = 4 | _ | 8 | _ | _ | 8 | _ | _ | 8 | _ | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | _ | | | | - | 1.4-V an | ıd 1.5-V PC | ML | | | |
| Data rate (Standard PCS) | _ | 600 | _ | 12200 | 600 | _ | 12200 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Data rate (10G PCS) | _ | 600 | _ | 14100 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| | 85- Ω setting | | 85 ± 20% | _ | _ | 85 ± 20% | _ | _ | 85 ± 20% | _ | Ω |
| Differential on- | 100-Ω setting | | 100 ± 20% | _ | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | Ω |
| chip termination resistors | 120-Ω setting | _ | 120 ± 20% | _ | _ | 120 ± 20% | _ | _ | 120 ± 20% | _ | Ω |
| | 150-Ω setting | | 150 ± 20% | _ | _ | 150 ± 20% | _ | _ | 150 ± 20% | _ | Ω |
| V _{OCM} (AC coupled) | 0.65-V setting | _ | 650 | _ | _ | 650 | _ | _ | 650 | _ | mV |
| V _{OCM} (DC coupled) | _ | | 650 | _ | _ | 650 | _ | _ | 650 | _ | mV |
| Rise time (7) | 20% to 80% | 30 | _ | 160 | 30 | _ | 160 | 30 | _ | 160 | ps |
| Fall time ⁽⁷⁾ | 80% to 20% | 30 | _ | 160 | 30 | _ | 160 | 30 | | 160 | ps |
| Intra-differential pair skew | Tx V _{CM} = 0.5 V and slew rate of 15 ps | _ | _ | 15 | _ | _ | 15 | _ | _ | 15 | ps |
| Intra-transceiver block transmitter channel-to- channel skew | x6 PMA bonded mode | _ | _ | 120 | _ | _ | 120 | _ | _ | 120 | ps |

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

| Symbol/ Description | - I.nnnitinne | | Transceiver Speed Grade 1 | | | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | |
|----------------------------|---------------|-----|------------------------------|-----|-------------|------------------------------|-----|-----|------------------------------|----|----|--|
| Description | | Min | Тур | Max | Min Typ Max | | Min | Тур | Max | | | |
| t _{pll_lock} (16) | _ | _ | _ | 10 | _ | _ | 10 | _ | _ | 10 | μs | |

Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t_{I TD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.
- (13) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15) $t_{pll\ powerdown}$ is the PLL powerdown minimum pulse width.
- (16) t_{nll lock} is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (19) For ES devices, R_{REF} is 2000 Ω ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

| Mode (2) | Transceiver | PMA Width | 64 | 40 | 40 | 40 | 32 | 32 | | |
|---------------------|-------------|--|------|-------|--------|---------|----------|-------|--|--|
| Widue (2) | Speed Grade | PCS Width | 64 | 66/67 | 50 | 40 | 64/66/67 | 32 | | |
| | 1 | C1, C2, C2L, I2, I2L core speed grade | 14.1 | 14.1 | 10.69 | 14.1 | 13.6 | 13.6 | | |
| | 2 | C1, C2, C2L, I2, I2L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 12.5 | 12.5 | | |
| | ۷ | C3, I3, I3L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 10.88 | 10.88 | | |
| FIFO or Register | | C1, C2, C2L, I2, I2L core speed grade | | | | | | | | |
| | 3 | C3, I3, I3L core speed grade | | | 8.5 | Gbps | | | | |
| | 3 | C4, I4 core speed grade | nde | | | | | | | |
| | | I3YY core speed grade | | | 10.312 | 25 Gbps | | | | |

Notes to Table 26:

⁽¹⁾ The maximum data rate is in Gbps.

⁽²⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Page 28 Switching Characteristics

Table 27 shows the $\ensuremath{V_{OD}}$ settings for the GX channel.

Table 27. Typical V $_{\text{OD}}$ Setting for GX Channel, TX Termination = 100 Ω $^{(2)}$

| Symbol | V _{OD} Setting | V _{op} Value (mV) | V _{op} Setting | V _{op} Value (mV) |
|---------------------------------------|-------------------------|-------------------------------|-------------------------|-------------------------------|
| | 0 (1) | 0 | 32 | 640 |
| | 1 (1) | 20 | 33 | 660 |
| | 2 (1) | 40 | 34 | 680 |
| | 3 (1) | 60 | 35 | 700 |
| | 4 (1) | 80 | 36 | 720 |
| | 5 ⁽¹⁾ | 100 | 37 | 740 |
| | 6 | 120 | 38 | 760 |
| | 7 | 140 | 39 | 780 |
| | 8 | 160 | 40 | 800 |
| | 9 | 180 | 41 | 820 |
| | 10 | 200 | 42 | 840 |
| | 11 | 220 | 43 | 860 |
| | 12 | 240 | 44 | 880 |
| | 13 | 260 | 45 | 900 |
| | 14 | 280 | 46 | 920 |
| V op differential peak to peak | 15 | 300 | 47 | 940 |
| typical ⁽³⁾ | 16 | 320 | 48 | 960 |
| | 17 | 340 | 49 | 980 |
| | 18 | 360 | 50 | 1000 |
| | 19 | 380 | 51 | 1020 |
| | 20 | 400 | 52 | 1040 |
| | 21 | 420 | 53 | 1060 |
| | 22 | 440 | 54 | 1080 |
| | 23 | 460 | 55 | 1100 |
| | 24 | 480 | 56 | 1120 |
| | 25 | 500 | 57 | 1140 |
| | 26 | 520 | 58 | 1160 |
| | 27 | 540 | 59 | 1180 |
| | 28 | 560 | 60 | 1200 |
| | 29 | 580 | 61 | 1220 |
| | 30 | 600 | 62 | 1240 |
| | 31 | 620 | 63 | 1260 |

Note to Table 27:

- (1) If TX termination resistance = 100Ω , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

Table 29 shows the $\ensuremath{V_{\text{OD}}}$ settings for the GT channel.

Table 29. Typical V_{0D} Setting for GT Channel, TX Termination = 100 Ω

| Symbol | V _{op} Setting | V _{op} Value (mV) |
|---|-------------------------|----------------------------|
| | 0 | 0 |
| | 1 | 200 |
| V differential peak to peak tunical (1) | 2 | 400 |
| V _{OD} differential peak to peak typical ⁽¹⁾ | 3 | 600 |
| | 4 | 800 |
| | 5 | 1000 |

Note:

(1) Refer to Figure 4.

Page 36 Switching Characteristics

Figure 4 shows the differential transmitter output waveform.

Figure 4. Differential Transmitter/Receiver Output/Input Waveform




Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

Table 31. PLL Specifications for Stratix V Devices (Part 3 of 3)

| | Symbol | Parameter | Min | Тур | Max | Unit |
|---|--------|--|--------|------|-------|------|
| f | RES | Resolution of VCO frequency (f _{INPFD} = 100 MHz) | 390625 | 5.96 | 0.023 | Hz |

Notes to Table 31:

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O f_{MAX} or f_{OUT} of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (4) f_{REF} is fIN/N when N = 1.
- (5) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 44 on page 52.
- (6) The cascaded PLL specification is only applicable with the following condition:
 - a. Upstream PLL: 0.59Mhz \le Upstream PLL BW < 1 MHz
 - b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 42 on page 50.
- (9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.
- (10) This specification only covers fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05 0.95 must be \geq 1000 MHz, while f_{VCO} for fractional value range 0.20 0.80 must be \geq 1200 MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05-0.95 must be ≥ 1000 MHz.
- (12) This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20-0.80 must be ≥ 1200 MHz.

DSP Block Specifications

Table 32 lists the Stratix V DSP block performance specifications.

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 1 of 2)

| | | | F | Peformano | e | | | |
|--|-----|---------|------------|-----------|------------------|-----|-----|------|
| Mode | C1 | C2, C2L | 12, 12L | C3 | 13, 13L, 13YY | C4 | 14 | Unit |
| | | Modes ι | ısing one | DSP | | | | |
| Three 9 x 9 | 600 | 600 | 600 | 480 | 480 | 420 | 420 | MHz |
| One 18 x 18 | 600 | 600 | 600 | 480 | 480 | 420 | 400 | MHz |
| Two partial 18 x 18 (or 16 x 16) | 600 | 600 | 600 | 480 | 480 | 420 | 400 | MHz |
| One 27 x 27 | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One 36 x 18 | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One sum of two 18 x 18(One sum of 2 16 x 16) | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One sum of square | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One 18 x 18 plus 36 (a x b) + c | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| | | Modes u | sing two I | OSPs | | | | • |
| Three 18 x 18 | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One sum of four 18 x 18 | 475 | 475 | 475 | 380 | 380 | 300 | 300 | MHz |
| One sum of two 27 x 27 | 465 | 465 | 450 | 380 | 380 | 300 | 290 | MHz |
| One sum of two 36 x 18 | 475 | 475 | 475 | 380 | 380 | 300 | 300 | MHz |
| One complex 18 x 18 | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One 36 x 36 | 475 | 475 | 475 | 380 | 380 | 300 | 300 | MHz |

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 2 of 2)

| | | Resour | ces Used | | | Pe | erforman | ce | | | |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L, 13YY | 14 | Unit |
| | Single-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port with the read-during-write option set to Old Data , all supported widths | 0 | 1 | 525 | 525 | 455 | 400 | 525 | 455 | 400 | MHz |
| M20K Block | Simple dual-port with ECC enabled, 512 × 32 | 0 | 1 | 450 | 450 | 400 | 350 | 450 | 400 | 350 | MHz |
| | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32 | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |
| | True dual port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | ROM, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |

Notes to Table 33:

Temperature Sensing Diode Specifications

Table 34 lists the internal TSD specification.

Table 34. Internal Temperature Sensing Diode Specification

| Tei | mperature Range | Accuracy | Offset Calibrated Option | Sampling Rate | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|------|--------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| -40° | °C to 100°C | ±8°C | No | 1 MHz, 500 KHz | < 100 ms | 8 bits | 8 bits |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices

| Description | Min | Тур | Max | Unit |
|--|-------|-------|-------|------|
| I _{bias} , diode source current | 8 | _ | 200 | μΑ |
| V _{bias,} voltage across diode | 0.3 | _ | 0.9 | V |
| Series resistance | _ | _ | <1 | Ω |
| Diode ideality factor | 1.006 | 1.008 | 1.010 | _ |

⁽¹⁾ To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

⁽²⁾ When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F_{MAX}.

⁽³⁾ The F_{MAX} specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

| Cumbal | Conditions | | C1 | | C2, | C2L, I | 2, I2L | C3, | I3, I3I | ., I3YY | | C4,I4 | 4 | IIi. |
|---|--|-----|-----|------|-----|--------|--------|-----|---------|---------|-----|-------|------|------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Transmitter | | | | | | | | | | | | | | |
| | SERDES factor J = 3 to 10 (9), (11), (12), (13), (14), (15), (16) | (6) | _ | 1600 | (6) | _ | 1434 | (6) | _ | 1250 | (6) | _ | 1050 | Mbps |
| True Differential I/O Standards | SERDES factor J ≥ 4 LVDS TX with DPA (12), (14), (15), (16) | (6) | _ | 1600 | (6) | _ | 1600 | (6) | _ | 1600 | (6) | | 1250 | Mbps |
| - f _{HSDR} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) (10) | SERDES factor J = 4 to 10 (17) | (6) | _ | 1100 | (6) | _ | 1100 | (6) | _ | 840 | (6) | | 840 | Mbps |
| t _{x Jitter} - True Differential | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 160 | _ | _ | 160 | _ | _ | 160 | _ | _ | 160 | ps |
| I/O Standards | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | UI |
| t _{x Jitter} - Emulated Differential I/O Standards | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | _ | _ | 325 | ps |
| with Three External Output Resistor Network | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.25 | UI |

Page 54 Configuration Specification

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) (4), (5) |
|-----------------|--------|---------|--------------------------------|---------------------------------|
| Stratix V E (1) | 5SEE9 | _ | 342,742,976 | 700,888 |
| Stratix V L 17 | 5SEEB | _ | 342,742,976 | 700,888 |

Notes to Table 47:

- (1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.
- (2) 36-transceiver devices.
- (3) 24-transceiver devices.
- (4) File size for the periphery image.
- (5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help*.

Table 48 lists the minimum configuration time estimates for Stratix V devices.

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

| Variant | Member Code | Active Serial ⁽¹⁾ | | | Fast Passive Parallel ⁽²⁾ | | |
|---------|----------------|------------------------------|------------|------------------------|--------------------------------------|------------|------------------------|
| | | Width | DCLK (MHz) | Min Config Time (s) | Width | DCLK (MHz) | Min Config Time (s) |
| | А3 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| | | 4 | 100 | 0.344 | 32 | 100 | 0.043 |
| | A4 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| | A5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |
| | A7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |
| GX | A9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | AB | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | B5 | 4 | 100 | 0.676 | 32 | 100 | 0.085 |
| | B6 | 4 | 100 | 0.676 | 32 | 100 | 0.085 |
| | В9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | BB | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| GT | C5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |
| uı | C7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |

Page 56 Configuration Specification

Table 49. DCLK-to-DATA[] Ratio (1) (Part 2 of 2)

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| FPP ×32 | Disabled | Enabled | 4 |
| | Enabled | Disabled | 8 |
| | Enabled | Enabled | 8 |

Note to Table 49:


(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio -1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



Notes to Figure 11:


- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V_{CCPGM} must be high enough to meet the V_{IH} specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V_{CCPGM}.
- (2) You can leave the nceo pin unconnected or use it as a user I/O pin when it does not feed another device's nce pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP $\times 8$, use DATA [7..0]. If you use FPP $\times 16$, use DATA [15..0].

Configuration Specification Page 57

FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 (1), (2)



Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA[] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the <code>INIT_DONE</code> pin is configured into the device, the <code>INIT_DONE</code> goes low.

Glossary Page 67

Table 60. Glossary (Part 3 of 4)

| Letter | Subject | Definitions | | | | | |
|--------|---|--|--|--|--|--|--|
| | SW (sampling window) | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window (SW) 0.5 x TCCS | | | | | |
| S | Single-ended voltage referenced I/O standard | The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: Single-Ended Voltage Referenced I/O Standard Voh Vih(DC) Voh Vih(DC) Voh Vih(DC) Voh Vik(AC) Voh Vik(AC) | | | | | |
| | t _C | High-speed receiver and transmitter input and output clock period. | | | | | |
| Т | TCCS (channel- to-channel-skew) | The timing difference between the fastest and slowest output edges, including t _{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table). | | | | | |
| | t _{DUTY} | High-speed I/O block—Duty cycle on the high-speed transmitter output clock. | | | | | |
| | | Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_c/w)$ | | | | | |
| | t _{FALL} | Signal high-to-low transition time (80-20%) | | | | | |
| | t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input. Period jitter on the general purpose I/O driven by a PLL. | | | | | |
| | t _{OUTPJ_IO} | | | | | | |
| | t _{OUTPJ_DC} | Period jitter on the dedicated clock output driven by a PLL. | | | | | |
| | t _{RISE} | Signal low-to-high transition time (20-80%) | | | | | |
| U | _ | _ | | | | | |

Document Revision History Page 69

Document Revision History

Table 61 lists the revision history for this chapter.

Table 61. Document Revision History (Part 1 of 3)

| Date | Version | Changes | | |
|---------------|---------|---|--|--|
| June 2018 | 3.9 | Added the "Stratix V Device Overshoot Duration" figure. | | |
| | 3.8 | ■ Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table. | | |
| | | ■ Changed the minimum value for t _{CD2UMC} in the "PS Timing Parameters for Stratix V Devices" table. | | |
| | | ■ Changed the condition for 100-Ω R _D in the "OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices" table. | | |
| April 2017 | | ■ Changed the minimum value for t _{CD2UMC} in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table | | |
| | | ■ Changed the minimum value for t _{CD2UMC} in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table. | | |
| | | ■ Changed the minimum value for t _{CD2UMC} in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table. | | |
| | | ■ Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency" table. | | |
| June 2016 | 3.7 | ■ Added the V _{ID} minimum specification for LVPECL in the "Differential I/O Standard Specifications for Stratix V Devices" table | | |
| Julie 2010 | | ■ Added the I _{OUT} specification to the "Absolute Maximum Ratings for Stratix V Devices" table. | | |
| December 2015 | 3.6 | ■ Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table. | | |
| December 2015 | 3.5 | ■ Changed the transmitter, receiver, and ATX PLL data rate specifications in the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |
| December 2013 | | ■ Changed the configuration .rbf sizes in the "Uncompressed .rbf Sizes for Stratix V Devices" table. | | |
| | 3.4 | ■ Changed the data rate specification for transceiver speed grade 3 in the following tables: | | |
| | | "Transceiver Specifications for Stratix V GX and GS Devices" | | |
| | | ■ "Stratix V Standard PCS Approximate Maximum Date Rate" | | |
| | | ■ "Stratix V 10G PCS Approximate Maximum Data Rate" | | |
| July 2015 | | ■ Changed the conditions for reference clock rise and fall time, and added a note to the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |
| - | | ■ Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |
| | | ■ Changed the t _{CO} maximum value in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table. | | |
| | | ■ Removed the CDR ppm tolerance specification from the "Transceiver Specifications for Stratix V GX and GS Devices" table. | | |

Document Revision History Page 71

Table 61. Document Revision History (Part 3 of 3)

| Date | Version | Changes | |
|---------------|---------|---|--|
| May 2013 | 2.7 | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60 | |
| | | ■ Added Table 24, Table 48 | |
| | | ■ Updated Figure 9, Figure 10, Figure 11, Figure 12 | |
| February 2013 | 2.6 | ■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46 | |
| | | ■ Updated "Maximum Allowed Overshoot and Undershoot Voltage" | |
| | 2.5 | ■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35 | |
| | | ■ Added Table 33 | |
| | | ■ Added "Fast Passive Parallel Configuration Timing" | |
| D | | ■ Added "Active Serial Configuration Timing" | |
| December 2012 | | ■ Added "Passive Serial Configuration Timing" | |
| | | ■ Added "Remote System Upgrades" | |
| | | ■ Added "User Watchdog Internal Circuitry Timing Specification" | |
| | | ■ Added "Initialization" | |
| | | ■ Added "Raw Binary File Size" | |
| | 2.4 | ■ Added Figure 1, Figure 2, and Figure 3. | |
| June 2012 | | ■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. | |
| | | Various edits throughout to fix bugs. | |
| | | ■ Changed title of document to Stratix V Device Datasheet. | |
| | | ■ Removed document from the Stratix V handbook and made it a separate document. | |
| February 2012 | 2.3 | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31. | |
| December 2011 | 2.2 | ■ Added Table 2–31. | |
| December 2011 | | ■ Updated Table 2–28 and Table 2–34. | |
| Nevember 0011 | 2.1 | ■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices. | |
| November 2011 | | ■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25. | |
| | | ■ Various edits throughout to fix SPRs. | |
| | 2.0 | ■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24. | |
| May 2011 | | ■ Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title. | |
| | | ■ Chapter moved to Volume 1. | |
| | | ■ Minor text edits. | |
| | 1.1 | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23. | |
| December 2010 | | Converted chapter to the new template. | |
| | | ■ Minor text edits. | |
| July 2010 | 1.0 | Initial release. | |