E·XFL

Intel - 5SGSMD6N2F45I3N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|--|
| Number of LABs/CLBs | 220000 |
| Number of Logic Elements/Cells | 583000 |
| Total RAM Bits | 46080000 |
| Number of I/O | 840 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1932-BBGA, FCBGA |
| Supplier Device Package | 1932-FBGA, FC (45x45) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgsmd6n2f45i3n |
| | |

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

| Table 5. Maximum Anoweu Overshout burning Hansitions | | | | | | | | |
|--|------------------|---------------|---|------|--|--|--|--|
| Symbol | Description | Condition (V) | Overshoot Duration as % @ T _J = 100°C | Unit | | | | |
| | | 3.8 | 100 | % | | | | |
| | | 3.85 | 64 | % | | | | |
| | | 3.9 | 36 | % | | | | |
| | | 3.95 | 21 | % | | | | |
| Vi (AC) | AC input voltage | 4 | 12 | % | | | | |
| | | 4.05 | 7 | % | | | | |
| | | 4.1 | 4 | % | | | | |
| | | 4.15 | 2 | % | | | | |
| | | 4.2 | 1 | % | | | | |

Table 5. Maximum Allowed Overshoot During Transitions

Figure 1. Stratix V Device Overshoot Duration



This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

| Symbol | Description | Condition | Min ⁽⁴⁾ | Тур | Max ⁽⁴⁾ | Unit |
|----------------------------------|---|------------|--------------------|------|--------------------|------|
| | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades) | _ | 0.87 | 0.9 | 0.93 | V |
| V _{CC} | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) ⁽³⁾ | _ | 0.82 | 0.85 | 0.88 | V |
| V _{CCPT} | Power supply for programmable power technology | _ | 1.45 | 1.50 | 1.55 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | _ | 2.375 | 2.5 | 2.625 | V |
| VI (1) | I/O pre-driver (3.0 V) power supply | _ | 2.85 | 3.0 | 3.15 | V |
| V _{CCPD} ⁽¹⁾ | I/O pre-driver (2.5 V) power supply | _ | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (3.0 V) power supply | | 2.85 | 3.0 | 3.15 | V |
| | I/O buffers (2.5 V) power supply | _ | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (1.8 V) power supply | | 1.71 | 1.8 | 1.89 | V |
| V _{CCIO} | I/O buffers (1.5 V) power supply | _ | 1.425 | 1.5 | 1.575 | V |
| | I/O buffers (1.35 V) power supply | _ | 1.283 | 1.35 | 1.45 | V |
| | I/O buffers (1.25 V) power supply | _ | 1.19 | 1.25 | 1.31 | V |
| | I/O buffers (1.2 V) power supply | _ | 1.14 | 1.2 | 1.26 | V |
| | Configuration pins (3.0 V) power supply | _ | 2.85 | 3.0 | 3.15 | V |
| V _{CCPGM} | Configuration pins (2.5 V) power supply | _ | 2.375 | 2.5 | 2.625 | V |
| | Configuration pins (1.8 V) power supply | _ | 1.71 | 1.8 | 1.89 | V |
| V _{CCA_FPLL} | PLL analog voltage regulator power supply | _ | 2.375 | 2.5 | 2.625 | V |
| V _{CCD_FPLL} | PLL digital voltage regulator power supply | _ | 1.45 | 1.5 | 1.55 | V |
| V _{CCBAT} (2) | Battery back-up power supply (For design security volatile key register) | _ | 1.2 | _ | 3.0 | V |
| VI | DC input voltage | _ | -0.5 | _ | 3.6 | V |
| V ₀ | Output voltage | — | 0 | — | V _{CCIO} | V |
| т | Operating junction temperature | Commercial | 0 | — | 85 | °C |
| TJ | Operating junction temperature | Industrial | -40 | _ | 100 | °C |

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCR_GXBR} | Receiver analog power supply (right side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | v |
| (2) | Receiver analog power supply (right side) | un, us, ui | 0.97 | 1.0 | 1.03 | v |
| | | | 1.03 | 1.05 | 1.07 | |
| V _{CCR_GTBR} | Receiver analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCT_GXBL} | Transmitter analog power supply (left side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | V |
| (2) | | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCT_GXBR} | Transmitter analog nower supply (right side) | GX, GS, GT | 0.87 | 0.90 | 0.93 | V |
| (2) | Transmitter analog power supply (right side) | | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |
| V _{CCT_GTBR} | Transmitter analog power supply for GT channels (right side) | GT | 1.02 | 1.05 | 1.08 | V |
| V_{CCL_GTBR} | Transmitter clock network power supply | GT | 1.02 | 1.05 | 1.08 | V |
| V _{CCH_GXBL} | Transmitter output buffer power supply (left side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |
| V _{CCH_GXBR} | Transmitter output buffer power supply (right side) | GX, GS, GT | 1.425 | 1.5 | 1.575 | V |

| Table 7. | Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, | GS, and GT Devices |
|----------|---|--------------------|
| (Part 2 | of 2) | |

Notes to Table 7:

(1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

(2) Refer to Table 8 to select the correct power supply level for your design.

(3) When using ATX PLLs, the supply must be 3.0 V.

(4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 8 shows the transceiver power supply voltage requirements for various conditions.

Table 8. Transceiver Power Supply Voltage Requirements

| Conditions Core Speed Grade | | VCCR_GXB & VCCT_GXB ⁽²⁾ | VCCA_GXB | VCCH_GXB | Unit |
|---|-----------------------------------|---------------------------------------|----------|----------|------|
| If BOTH of the following conditions are true: | All | 1.05 | | | |
| Data rate > 10.3 Gbps. DFE is used. | All | 1.05 | | | |
| If ANY of the following conditions are true ⁽¹⁾ : | | | 3.0 | | |
| ATX PLL is used. | | | | | |
| ■ Data rate > 6.5Gbps. | All | 1.0 | | | |
| ■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used. | | | | 1.5 | V |
| If ALL of the following | C1, C2, I2, and I3YY | 0.90 | 2.5 | | |
| conditions are true:ATX PLL is not used. | | | | | |
| ■ Data rate ≤ 6.5Gbps. | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85 | 2.5 | | |
| DFE, AEQ, and EyeQ are not used. | | | | | |

Notes to Table 8:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

DC Characteristics

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

Supply Current

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

| Table 9. I/ | 0 Pin Leakage | Current for Stratix | / Devices ⁽¹⁾ |
|-------------|---------------|-----------------------------|--------------------------|
|-------------|---------------|-----------------------------|--------------------------|

| Symbol | Description | Conditions | Min | Тур | Max | Unit |
|-----------------|--------------------|--|-----|-----|-----|------|
| I _I | Input pin | $V_I = 0 V \text{ to } V_{CCIOMAX}$ | -30 | — | 30 | μA |
| I _{0Z} | Tri-stated I/O pin | $V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$ | -30 | | 30 | μA |

Note to Table 9:

(1) If $V_0 = V_{CCIO}$ to $V_{CCIOMax}$, 100 μ A of leakage current per I/O is expected.

Bus Hold Specifications

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

| | | | | | | | Va | CI0 | - | | - | | |
|-------------------------------|-------------------|--|-------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter | Symbol | Conditions | 1.2 | 2 V | 1. | 5 V | 1.8 | B V | 2. | 5 V | 3.0 | V | Unit |
| | | | Min | Max | |
| Low sustaining current | I _{SUSL} | V _{IN} > V _{IL} (maximum) | 22.5 | _ | 25.0 | _ | 30.0 | _ | 50.0 | _ | 70.0 | _ | μA |
| High sustaining current | I _{SUSH} | V _{IN} < V _{IH} (minimum) | -22.5 | _ | -25.0 | _ | -30.0 | _ | -50.0 | _ | -70.0 | _ | μA |
| Low overdrive current | I _{odl} | $0V < V_{IN} < V_{CCIO}$ | _ | 120 | _ | 160 | _ | 200 | _ | 300 | _ | 500 | μA |
| High overdrive current | I _{odh} | 0V < V _{IN} < V _{CCI0} | | -120 | | -160 | _ | -200 | | -300 | _ | -500 | μA |
| Bus-hold trip point | V _{trip} | _ | 0.45 | 0.95 | 0.50 | 1.00 | 0.68 | 1.07 | 0.70 | 1.70 | 0.80 | 2.00 | V |

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices ⁽¹⁾ (Part 1 of 2)

| | | | | Calibratio | n Accuracy | | |
|---------------------|---|--|-----|------------|----------------|-------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3,I3, I3YY | C4,14 | Unit |
| 25-Ω R _S | Internal series termination with calibration (25- Ω setting) | V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |

| | | | Re | esistance | Tolerance | | |
|----------------------|--|----------------------------|-----|-----------|-----------------|--------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3, I3, I3YY | C4, I4 | Unit |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | $V_{CCIO} = 1.8$ and 1.5 V | ±30 | ±30 | ±40 | ±40 | % |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCI0} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % |
| 100-Ω R _D | Internal differential termination (100- Ω setting) | V _{CCPD} = 2.5 V | ±25 | ±25 | ±25 | ±25 | % |

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} \,=\, R_{SCAL} \Big(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

Notes to Equation 1:

- (1) The R_{OCT} value shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V_{CCIO} at power-up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of $\mathsf{R}_{\mathsf{SCAL}}$ with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

| Table 13. | OCT Variation after Power-U | Calibration for Stratix V Devices | (Part 1 of 2) ⁽¹⁾ |
|-----------|-----------------------------|-----------------------------------|------------------------------|
|-----------|-----------------------------|-----------------------------------|------------------------------|

| Symbol | Description | V _{CCIO} (V) | V _{CCIO} (V) Typical | | | | |
|--------|--|-----------------------|-------------------------------|------|--|--|--|
| | | 3.0 | 0.0297 | | | | |
| | | 2.5 | 0.0344 | 1 | | | |
| dR/dV | OCT variation with voltage without recalibration | 1.8 | 0.0499 | %/mV | | | |
| | | 1.5 | 0.0744 | | | | |
| | | 1.2 | 0.1241 | | | | |

| Symbol | Description | V _{CCIO} (V) | Typical | Unit | | | |
|--------|---|-----------------------|-----------|------|--|--|--|
| | | 3.0 | 3.0 0.189 | | | | |
| | | 2.5 | 0.208 | %/°C | | | |
| dR/dT | OCT variation with temperature without recalibration | 1.8 | 0.266 | | | | |
| | without robalibration | 1.5 0.273 | | | | | |
| | | 1.2 | 0.317 | | | | |

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2)⁽¹⁾

Note to Table 13:

(1) Valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0° to 85°C.

Pin Capacitance

Table 14 lists the Stratix V device family pin capacitance.

Table 14. Pin Capacitance for Stratix V Devices

| Symbol | Description | Value | Unit |
|--------------------|--|-------|------|
| C _{IOTB} | Input capacitance on the top and bottom I/O pins | 6 | pF |
| C _{IOLR} | Input capacitance on the left and right I/O pins | 6 | pF |
| C _{OUTFB} | Input capacitance on dual-purpose clock output and feedback pins | 6 | рF |

Hot Socketing

Table 15 lists the hot socketing specifications for Stratix V devices.

| Table 15. | Hot Socketing Specifications for Stratix V Devices |
|-----------|--|
|-----------|--|

| Symbol | Description | Maximum |
|---------------------------|--|---------------------|
| I _{IOPIN (DC)} | DC current per I/O pin | 300 μA |
| I _{IOPIN (AC)} | AC current per I/O pin | 8 mA ⁽¹⁾ |
| I _{XCVR-TX (DC)} | DC current per transceiver transmitter pin | 100 mA |
| I _{XCVR-RX (DC)} | DC current per transceiver receiver pin | 50 mA |

Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{10PIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

| | • | | | | | | | | | | |
|---------------------|-------------------------|----------------------------|----------------------------|-----------------------------|----------------------------|-------------------------|----------------------------|----------------------------|----------------------|-----------------|--|
| I/O Standard | V _{IL(DC)} (V) | | V _{IH(D} | _{C)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{ol} (V) | V _{oh} (V) | I (mA) | I _{oh} | |
| i/U Stanuaru | Min Max | | Min | Min Max | | Max Min | | Min | l _{oi} (mA) | (mA) | |
| HSTL-18 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | $V_{REF} - 0.2$ | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 | |
| HSTL-18 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 | |
| HSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 | |
| HSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 | |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCI0} | 0.75* V _{CCI0} | 8 | -8 | |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.25* V _{CCIO} | 0.75* V _{CCI0} | 16 | -16 | |
| HSUL-12 | _ | V _{REF} – 0.13 | V _{REF} + 0.13 | _ | V _{REF} – 0.22 | V _{REF} + 0.22 | 0.1* V _{CCIO} | 0.9* V _{CCI0} | _ | _ | |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard | | V _{ccio} (V) | | V _{SWIN} | _{G(DC)} (V) | | V _{X(AC)} (V) | | V _{SWING(AC)} (V) | | |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|--------------------------------|------------------------|------------------------------|---|---|--|
| ijo Stanuaru | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Max | |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.3 | V _{CCI0} + 0.6 | V _{CCI0} /2- 0.2 | _ | V _{CCI0} /2 + 0.2 | 0.62 | V _{CCI0} + 0.6 | |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.25 | V _{CCI0} + 0.6 | V _{CCI0} /2- 0.175 | _ | V _{CCI0} /2 + 0.175 | 0.5 | V _{CCI0} + 0.6 | |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | (1) | V _{CCI0} /2- 0.15 | | V _{CCI0} /2 + 0.15 | 0.35 | _ | |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.45 | 0.2 | (1) | V _{CCI0} /2- 0.15 | V _{CCI0} /2 | V _{CCI0} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | 2(V _{IL(AC)} - V _{REF}) | |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.31 | 0.18 | (1) | V _{CCI0} /2- 0.15 | V _{CCI0} /2 | V _{CCI0} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | _ | |
| SSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.18 | _ | V _{REF} -0.15 | V _{CCI0} /2 | V _{REF} + 0.15 | -0.30 | 0.30 | |

Note to Table 20:

(1) The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits $(V_{IH(DC)} \text{ and } V_{IL(DC)})$.

| I/O | V _{CCIO} (V) | | | V _{DIF(DC)} (V) | | V _{X(AC)} (V) | | | | V _{CM(DC)} (V | V _{DIF(AC)} (V) | | |
|------------------------|-----------------------|-----|-------|--------------------------|-----|------------------------|-----|------|------|------------------------|--------------------------|-----|-----|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | _ | 0.78 | _ | 1.12 | 0.78 | _ | 1.12 | 0.4 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | _ | 0.68 | _ | 0.9 | 0.68 | _ | 0.9 | 0.4 | _ |

Switching Characteristics

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

| Table 23. | Transceiver S | necifications (| for Stratix | V GX and GS | Devices (1) | (Part 1 of 7) |
|-----------|----------------------|-----------------|-------------|-------------|-------------|-----------------|
| | 114113001101 0 | poontoutions | IOI OUIUUA | | | (1 41 (1 01 1) |

| Symbol/ Description | Conditions | Trai | isceive Grade | r Speed 1 | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | Unit | |
|--|---|--|--|--------------|------------------------------|-----|-----|------------------------------|-----|-----|------|--|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | | |
| Reference Clock | | | | | | | | | | | | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS, and HCSL | | | | | | | | | | |
| Standards | RX reference clock pin | | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS | | | | | | | | | |
| Input Reference Clock Frequency (CMU PLL) ⁽⁸⁾ | _ | 40 | _ | 710 | 40 | _ | 710 | 40 | _ | 710 | MHz | |
| Input Reference Clock Frequency (ATX PLL) ⁽⁸⁾ | _ | 100 | | 710 | 100 | | 710 | 100 | _ | 710 | MHz | |
| Rise time | Measure at ±60 mV of differential signal ⁽²⁶⁾ | _ | _ | 400 | _ | _ | 400 | _ | _ | 400 | ne | |
| Fall time | Measure at ±60 mV of differential signal ⁽²⁶⁾ | _ | _ | 400 | | | 400 | _ | | 400 | ps | |
| Duty cycle | — | 45 | | 55 | 45 | | 55 | 45 | — | 55 | % | |
| Spread-spectrum modulating clock frequency | PCI Express® (PCIe [®]) | 30 | | 33 | 30 | | 33 | 30 | | 33 | kHz | |

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | Unit | | |
|--|--|-------|------------------|-----------------------|-------|------------------|-----------------------|-------|------------------|-----------------------|-------------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Spread-spectrum downspread | PCle | _ | 0 to 0.5 | _ | _ | 0 to 0.5 | | _ | 0 to 0.5 | _ | % |
| On-chip termination resistors ⁽²¹⁾ | _ | _ | 100 | | _ | 100 | | _ | 100 | | Ω |
| Absolute V _{MAX} ⁽⁵⁾ | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | | 1.2 | | _ | 1.2 | |
| Absolute V_{MIN} | — | -0.4 | — | | -0.4 | — | — | -0.4 | — | — | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) ⁽³⁾ | Dedicated reference clock pin | 1050/ | 1000/90 | 00/850 ⁽²⁾ | 1050/ | 1000/90 | 00/850 ⁽²⁾ | 1050/ | 1000/90 | 00/850 ⁽²⁾ | mV |
| | RX reference clock pin | 1. | .0/0.9/0 | .85 ⁽⁴⁾ | 1. | 0/0.9/0 | .85 ⁽⁴⁾ | 1. | V | | |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | | 550 | 250 | | 550 | 250 | | 550 | mV |
| | 100 Hz | — | — | -70 | — | — | -70 | — | — | -70 | dBc/Hz |
| Transmitter | 1 kHz | | | -90 | | | -90 | | — | -90 | dBc/Hz |
| REFCLK Phase Noise | 10 kHz | — | — | -100 | — | — | -100 | — | — | -100 | dBc/Hz |
| (622 MHz) ⁽²⁰⁾ | 100 kHz | | | -110 | | — | -110 | — | — | -110 | dBc/Hz |
| | ≥1 MHz | — | — | -120 | — | — | -120 | — | — | -120 | dBc/Hz |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁷⁾ | 10 kHz to 1.5 MHz (PCle) | _ | _ | 3 | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| R _{REF} (19) | | | 1800 ±1% | | _ | 1800 ±1% | _ | | 180 0 ±1% | | Ω |
| Transceiver Clocks | S | | | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | | 100 or 125 | _ | _ | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 2 of 7)

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 6 of 7)

| Symbol/ Description | Conditions | Trai | isceive Grade | r Speed 1 | Trar | isceive Grade | r Speed 2 | Tran | isceive Grade | er Speed e 3 | Unit |
|---|--|------|------------------|-------------------------------|------|------------------|-------------------------------|------|------------------|-------------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Inter-transceiver block transmitter channel-to- channel skew | xN PMA bonded mode | | | 500 | _ | | 500 | _ | | 500 | ps |
| CMU PLL | | | | | | | | | | | |
| Supported Data Range | _ | 600 | | 12500 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| t _{pll_powerdown} ⁽¹⁵⁾ | _ | 1 | | — | 1 | — | — | 1 | — | — | μs |
| t _{pll_lock} (16) | _ | | _ | 10 | — | _ | 10 | — | — | 10 | μs |
| ATX PLL | 1 | | | | | | | | | | |
| | VCO post-divider L=2 | 8000 | | 14100 | 8000 | _ | 12500 | 8000 | _ | 8500/ 10312.5 (24) | Mbps |
| | L=4 | 4000 | _ | 7050 | 4000 | _ | 6600 | 4000 | — | 6600 | Mbps |
| Supported Data Rate Range | L=8 | 2000 | _ | 3525 | 2000 | _ | 3300 | 2000 | _ | 3300 | Mbps |
| Rate Range | L=8, Local/Central Clock Divider =2 | 1000 | _ | 1762.5 | 1000 | | 1762.5 | 1000 | | 1762.5 | Mbps |
| t _{pll_powerdown} (15) | _ | 1 | | _ | 1 | | | 1 | — | _ | μs |
| t _{pll_lock} ⁽¹⁶⁾ | — | | | 10 | — | — | 10 | — | — | 10 | μs |
| fPLL | • | | | • | | | | | • | | |
| Supported Data Range | _ | 600 | _ | 3250/ 3125 ⁽²⁵⁾ | 600 | _ | 3250/ 3125 ⁽²⁵⁾ | 600 | _ | 3250/ 3125 ⁽²⁵⁾ | Mbps |
| t _{pll_powerdown} ⁽¹⁵⁾ | _ | 1 | | _ | 1 | _ | — | 1 | — | — | μs |

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

| | | ATX PLL | | | CMU PLL ⁽²⁾ |) | | fPLL | |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------------|----------------------------------|--------------------------|-------------------------------|
| Clock Network | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non- bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span |
| x1 ⁽³⁾ | 14.1 | — | 6 | 12.5 | — | 6 | 3.125 | — | 3 |
| x6 ⁽³⁾ | _ | 14.1 | 6 | _ | 12.5 | 6 | _ | 3.125 | 6 |
| x6 PLL Feedback ⁽⁴⁾ | _ | 14.1 | Side- wide | _ | 12.5 | Side- wide | _ | _ | _ |
| xN (PCIe) | _ | 8.0 | 8 | _ | 5.0 | 8 | _ | — | _ |
| vN (Native DHV ID) | 8.0 | 8.0 | Up to 13 channels above and below PLL | 7.99 | 7.99 | Up to 13 channels above | 3.125 | 3.125 | Up to 13 channels above |
| xN (Native PHY IP) | _ | 8.01 to 9.8304 | Up to 7 channels above and below PLL | 7.55 | 7.99 | and below PLL | 0.120 | 3.123 | and below PLL |

Notes to Table 24:

(1) Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

(2) ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

(3) Channel span is within a transceiver bank.

(4) Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

| Symbol/ | Conditions | 5 | Transceiver Speed Grade | | Transceiver Speed Grade 3 | | | Unit |
|--|---------------------------------------|-----|----------------------------|--------|--|--------------|-----------------------------|-------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Differential on-chip termination resistors ⁽⁷⁾ | GT channels | | 100 | _ | _ | 100 | _ | Ω |
| Differential on-chip termination resistors for GX channels ⁽¹⁹⁾ | 85- Ω setting | _ | 85 ± 30% | _ | _ | 85 ± 30% | _ | Ω |
| | 100-Ω setting | _ | 100 ± 30% | _ | _ | 100 ± 30% | _ | Ω |
| | 120-Ω setting | _ | 120 ± 30% | _ | _ | 120 ± 30% | _ | Ω |
| | 150-Ω setting | | 150 ± 30% | _ | Min Typ Max — 100 — Ω — 85 — Ω — 100 — Ω — 100 — Ω — 120 — Ω — 120 — Ω — 150 — Ω — 650 — mV — 600 — mV — 700 — mV — 750 — mV — — 10 μ s 4 — — μ s 15 — — μ s $ 72$ CID | Ω | | |
| V _{ICM} (AC coupled) | GT channels | | 650 | | — | 650 | — | mV |
| | VCCR_GXB = 0.85 V or 0.9 V | | 600 | _ | _ | 600 | | mV |
| VICM (AC and DC coupled) for GX Channels | VCCR_GXB = 1.0 V full bandwidth | _ | 700 | _ | _ | 700 | _ | mV |
| | VCCR_GXB = 1.0 V half bandwidth | | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} ⁽⁹⁾ | — | — | — | 10 | — | — | 10 | μs |
| t _{LTD} ⁽¹⁰⁾ | | 4 | | | 4 | | | μs |
| t _{LTD_manual} ⁽¹¹⁾ | — | 4 | — | — | 4 | — | _ | μs |
| t _{LTR_LTD_manual} ⁽¹²⁾ | _ | 15 | | | 15 | — | | μs |
| Run Length | GT channels | _ | — | 72 | — | — | 72 | CID |
| nun Lengin | GX channels | | | | (8) | | ції — Ції — Ції — Ції | |
| CDR PPM | GT channels | | | 1000 | _ | — | 1000 | ± PPM |
| | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | _ | 14 | — | — | 14 | dB |
| equalization (AC Gain) ⁽⁵⁾ | GX channels | | | | (8) | | | |
| Programmable | GT channels | _ | — | 7.5 | — | — | 7.5 | dB |
| DC gain ⁽⁶⁾ | GX channels | | | | (8) | | | |
| Differential on-chip termination resistors ⁽⁷⁾ | GT channels | _ | 100 | _ | _ | 100 | _ | Ω |
| Transmitter | ·1 | | | | | | | |
| Supported I/O Standards | _ | | | 1.4-V | and 1.5-V F | PCML | | |
| Data rate (Standard PCS) | GX channels | 600 | _ | 8500 | 600 | _ | 8500 | Mbps |
| Data rate (10G PCS) | GX channels | 600 | | 12,500 | 600 | _ | 12,500 | Mbps |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)⁽¹⁾

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (| Fransceiver Specifications for Stratix V GT Devices (Part 5 of 5) ⁽¹⁾ |
|---|--|
|---|--|

| Symbol/ Description Conditions | | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | Unit |
|---------------------------------------|---|------------------------------|-----|-----|------------------------------|-----|-----|------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| t _{pll_lock} ⁽¹⁴⁾ | — | — | _ | 10 | — | — | 10 | μs |

Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.
- (2) The reference clock common mode voltage is equal to the VCCR_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t_{1 TR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll_powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (17) For ES devices, RREF is 2000 $\Omega \pm 1\%$.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

| Family | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) ^{(4), (5)} |
|----------------------------|--------|---------|--------------------------------|--|
| Stratix V E ⁽¹⁾ | 5SEE9 | — | 342,742,976 | 700,888 |
| | 5SEEB | _ | 342,742,976 | 700,888 |

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

Notes to Table 47:

(1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.

(2) 36-transceiver devices.

(3) 24-transceiver devices.

(4) File size for the periphery image.

(5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

• For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help.*

Table 48 lists the minimum configuration time estimates for Stratix V devices.

| | Member | | Active Serial ⁽¹⁾ | | Fas | t Passive Parall | el ⁽²⁾ |
|---------|----------------|-------|------------------------------|------------------------|-------|------------------|------------------------|
| Variant | Member Code | Width | DCLK (MHz) | Min Config Time (s) | Width | DCLK (MHz) | Min Config Time (s) |
| | A3 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| | AS | 4 | 100 | 0.344 | 32 | 100 | 0.043 |
| | A4 | 4 | 100 | 0.534 | 32 | 100 | 0.067 |
| GX | A5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |
| | A7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |
| | A9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | AB | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | B5 | 4 | 100 | 0.676 | 32 | 100 | 0.085 |
| | B6 | 4 | 100 | 0.676 | 32 | 100 | 0.085 |
| | B9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| | BB | 4 | 100 | 0.857 | 32 | 100 | 0.107 |
| ст | C5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |
| GT | C7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 |


| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| FPP ×32 | Disabled | Enabled | 4 |
| FFF X02 | Enabled | Disabled | 8 |
| | Enabled | Enabled | 8 |

Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V_{CCPGM} must be high enough to meet the V_{IH} specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V_{CCPGM} .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA [7..0]. If you use FPP ×16, use DATA [15..0].

IF the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.




Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 60

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is more than 1.

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------------------------|---|---|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μS |
| t _{STATUS} | nSTATUS low pulse width | 268 | 1,506 ⁽²⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} ⁽⁵⁾ | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μS |
| t _{ST2CK} ⁽⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | — | μS |
| t _{DSU} | DATA [] setup time before rising edge on DCLK | 5.5 | | ns |
| t _{DH} | DATA [] hold time after rising edge on DCLK | N-1/f _{DCLK} ⁽⁵⁾ | | S |
| t _{CH} | DCLK high time | $0.45 	imes 1/f_{MAX}$ | | S |
| t _{CL} | DCLK low time | $0.45\times1/f_{MAX}$ | | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | | S |
| f | DCLK frequency (FPP ×8/×16) | — | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | — | 100 | MHz |
| t _R | Input rise time | — | 40 | ns |
| t _F | Input fall time | — | 40 | ns |
| t _{CD2UM} | CONF_DONE high to user mode ⁽³⁾ | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the ${\tt DCLK}\mbox{-to-DATA}$ ratio and $f_{{\tt DCLK}}$ is the ${\tt DCLK}$ frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Table 60. Glossary (Part 2 of 4)

| Letter | Subject | Definitions |
|-----------------------|------------------------------------|--|
| G | | |
| Н | _ | _ |
| Ι | | |
| J | J JTAG Timing Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus). JTAG Timing Specifications: TMS TDI t_{JCP} t_{JCH} t_{JCH} t_{JPCO} t_{JPCO} t_{JPXZ} TDO t_{JPXZ} t_{JPXZ} |
| K L M N O | _ | _ |
| Ρ | PLL Specifications | Diagram of PLL Specifications (1) |
| Q | | _ |
| | 1 | |

| Table 60. | Glossary | (Part 3 of 4) |
|-----------|----------|---------------|
|-----------|----------|---------------|

| Letter | Subject | Definitions | | |
|--------|---|---|--|--|
| | SW (sampling window) | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window RSKM 0.5 x TCCS RSKM | | |
| S | Single-ended voltage referenced I/O standard | The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: <i>Single-Ended Voltage Referenced I/O Standard</i> | | |
| | t _C | High-speed receiver and transmitter input and output clock period. | | |
| т | TCCS (channel- to-channel-skew) | The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table). | | |
| | | High-speed I/O block—Duty cycle on the high-speed transmitter output clock. | | |
| | t _{DUTY} | Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_c/w)$ | | |
| | t _{FALL} | Signal high-to-low transition time (80-20%) | | |
| | t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input. | | |
| | t _{OUTPJ_IO} | Period jitter on the general purpose I/O driven by a PLL. | | |
| | t _{outpj_dc} | Period jitter on the dedicated clock output driven by a PLL. | | |
| | t _{RISE} | Signal low-to-high transition time (20-80%) | | |
| U | _ | _ | | |