



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 262400   |
| Number of Logic Elements/Cells | 695000   |
| Total RAM Bits                 | 51200000   |
| Number of I/O                  | 840  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1932-BBGA, FCBGA   |
| Supplier Device Package        | 1932-FBGA, FC (45x45)                                      |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgsmd8n3f45i3n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

|  |  |  |            | Calibratio | n Accuracy     |            |      |
|--|--|--|------------|------------|----------------|------------|------|
| Symbol   | Description  | Conditions                                       | C1         | C2,I2      | C3,I3,<br>I3YY | C4,I4      | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15        | %    |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ $R_S$  | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | ±15        | ±15        | ±15            | ±15        | %    |
| $48$ - $\Omega$ , $60$ - $\Omega$ , $80$ - $\Omega$ , and $240$ - $\Omega$ R <sub>S</sub>  | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)                  | V <sub>CCIO</sub> = 1.2 V                        | ±15        | ±15        | ±15            | ±15        | %    |
| 50-Ω R <sub>T</sub>  | Internal parallel termination with calibration (50-Ω setting)  | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting) | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25 V         | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 60- $\Omega$ and 120- $\Omega$ R <sub>T</sub>  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | V <sub>CCIO</sub> = 1.2                          | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S\_left\_shift} \end{array}$   | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)                               | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15        | %    |

### Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

|                             |  |                                   | Re  | sistance | Tolerance       |        |      |
|-----------------------------|--|-----------------------------------|-----|----------|-----------------|--------|------|
| Symbol                      | Description  | Conditions                        | C1  | C2,I2    | C3, I3,<br>I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0 and 2.5 V | ±30 | ±30      | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30 | ±30      | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35 | ±35      | ±50             | ±50    | %    |

<sup>(1)</sup> OCT calibration accuracy is valid at the time of calibration only.

Electrical Characteristics Page 13

### **Internal Weak Pull-Up Resistor**

Table 16 lists the weak pull-up resistor values for Stratix V devices.

Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices (1), (2)

| Symbol          | Description   | V <sub>CC10</sub> Conditions<br>(V) <sup>(3)</sup> | Value <sup>(4)</sup> | Unit |
|-----------------|---|--|----------------------|------|
|                 |   | 3.0 ±5%  | 25                   | kΩ   |
|                 |   | 2.5 ±5%  | 25                   | kΩ   |
|                 | Value of the I/O pin pull-up resistor before                                  | 1.8 ±5%  | 25                   | kΩ   |
| R <sub>PU</sub> | and during configuration, as well as user mode if you enable the programmable | 1.5 ±5%  | 25                   | kΩ   |
|                 | pull-up resistor option.  | 1.35 ±5%   | 25                   | kΩ   |
|                 |   | 1.25 ±5%   | 25                   | kΩ   |
|                 |   | 1.2 ±5%  | 25                   | kΩ   |

#### Notes to Table 16:

- (1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .
- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{\text{CCIO}}$ .
- (4) These specifications are valid with a ±10% tolerance to cover changes over PVT.

### I/O Standard Specifications

Table 17 through Table 22 list the input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OH}$  and  $I_{OL}$ , respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to "Glossary" on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

Table 17. Single-Ended I/O Standards for Stratix V Devices

| 1/0      |       | V <sub>CCIO</sub> (V) |       | VII  | _(V)                        | V <sub>IH</sub>             | (V)                     | V <sub>OL</sub> (V)         | V <sub>OH</sub> (V)         | I <sub>OL</sub> | I <sub>OH</sub> |
|----------|-------|-----------------------|-------|------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| Standard | Min   | Тур                   | Max   | Min  | Max                         | Min                         | Max                     | Max                         | Min                         | (mĀ)            | (mA)            |
| LVTTL    | 2.85  | 3                     | 3.15  | -0.3 | 0.8                         | 1.7                         | 3.6                     | 0.4                         | 2.4                         | 2               | -2              |
| LVCMOS   | 2.85  | 3                     | 3.15  | -0.3 | 0.8                         | 1.7                         | 3.6                     | 0.2                         | V <sub>CCIO</sub> - 0.2     | 0.1             | -0.1            |
| 2.5 V    | 2.375 | 2.5                   | 2.625 | -0.3 | 0.7                         | 1.7                         | 3.6                     | 0.4                         | 2                           | 1               | -1              |
| 1.8 V    | 1.71  | 1.8                   | 1.89  | -0.3 | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.45                        | V <sub>CCIO</sub> –<br>0.45 | 2               | -2              |
| 1.5 V    | 1.425 | 1.5                   | 1.575 | -0.3 | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2               | -2              |
| 1.2 V    | 1.14  | 1.2                   | 1.26  | -0.3 | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2               | -2              |

Electrical Characteristics Page 15

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard        | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)        | V <sub>IH(D</sub>       | <sub>C)</sub> (V)        | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I <sub>ol</sub> (mA)   | l <sub>oh</sub> |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru        | Min                | Max                       | Min                     | Max                      | Max                        | Min                     | Max                        | Min                        | I <sub>OI</sub> (IIIA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1 | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> – 0.15    | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 8                      | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 16                     | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> – 0.13   | V <sub>REF</sub> + 0.13 | _                        | V <sub>REF</sub> – 0.22    | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCIO</sub>  | _                      |                 |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       | V <sub>SWIN</sub> | <sub>G(DC)</sub> (V)    |                              | V <sub>X(AC)</sub> (V) |                              | V <sub>SWING(</sub>                        | <sub>AC)</sub> (V)                            |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|------------------------------|------------------------|------------------------------|--|---|
| I/O Standard            | Min   | Тур                   | Max   | Min               | Max                     | Min                          | Тур                    | Max                          | Min  | Max   |
| SSTL-2 Class<br>I, II   | 2.375 | 2.5                   | 2.625 | 0.3               | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.2   | _                      | V <sub>CCIO</sub> /2 + 0.2   | 0.62                                       | V <sub>CCIO</sub> + 0.6                       |
| SSTL-18 Class<br>I, II  | 1.71  | 1.8                   | 1.89  | 0.25              | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.175 | _                      | V <sub>CCIO</sub> /2 + 0.175 | 0.5  | V <sub>CCIO</sub> + 0.6                       |
| SSTL-15 Class<br>I, II  | 1.425 | 1.5                   | 1.575 | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | _                      | V <sub>CCIO</sub> /2 + 0.15  | 0.35                                       | _   |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.45  | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.31  | 0.18              | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | _   |
| SSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.18              | _                       | V <sub>REF</sub><br>-0.15    | V <sub>CCIO</sub> /2   | V <sub>REF</sub> + 0.15      | -0.30                                      | 0.30  |

### Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O                    |       | V <sub>CCIO</sub> (V) |       | V <sub>DIF(</sub> | <sub>DC)</sub> (V) |      | V <sub>X(AC)</sub> (V) |      | V <sub>CM(DC)</sub> (V) |     |      | V <sub>DIF(AC)</sub> (V) |     |
|------------------------|-------|-----------------------|-------|-------------------|--------------------|------|------------------------|------|-------------------------|-----|------|--------------------------|-----|
| Standard               | Min   | Тур                   | Max   | Min               | Max                | Min  | Тур                    | Max  | Min                     | Тур | Max  | Min                      | Max |
| HSTL-18<br>Class I, II | 1.71  | 1.8                   | 1.89  | 0.2               | _                  | 0.78 | _                      | 1.12 | 0.78                    | _   | 1.12 | 0.4                      | _   |
| HSTL-15<br>Class I, II | 1.425 | 1.5                   | 1.575 | 0.2               |                    | 0.68 | _                      | 0.9  | 0.68                    |     | 0.9  | 0.4                      | _   |

<sup>(1)</sup> The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)})$  and  $V_{IL(DC)})$ .

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

| Symbol/   | Conditions                                   | Trai | nsceive<br>Grade | r Speed<br>e 1                | Trar | sceive<br>Grade | r Speed<br>2                  | Tran | sceive<br>Grade | er Speed<br>e 3               | Unit |
|---|--|------|------------------|-------------------------------|------|-----------------|-------------------------------|------|-----------------|-------------------------------|------|
| Description   |  | Min  | Тур              | Max                           | Min  | Тур             | Max                           | Min  | Тур             | Max                           |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | ı    | ı                | 500                           | _    | ı               | 500                           | _    | _               | 500                           | ps   |
| CMU PLL   |  |      |                  |                               |      |                 |                               |      |                 |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 12500                         | 600  | _               | 12500                         | 600  | _               | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1    | _               | _                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  | _    | _                | 10                            | _    | _               | 10                            | _    | _               | 10                            | μs   |
| ATX PLL   |  |      |                  |                               |      |                 |                               |      |                 |                               |      |
|   | VCO<br>post-divider<br>L=2                   | 8000 | _                | 14100                         | 8000 | _               | 12500                         | 8000 | _               | 8500/<br>10312.5<br>(24)      | Mbps |
| Currented Date  | L=4  | 4000 | _                | 7050                          | 4000 | _               | 6600                          | 4000 |                 | 6600                          | Mbps |
| Supported Data<br>Rate Range  | L=8  | 2000 | _                | 3525                          | 2000 | _               | 3300                          | 2000 | _               | 3300                          | Mbps |
| Ç   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000 | _                | 1762.5                        | 1000 | _               | 1762.5                        | 1000 | _               | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1    | _               | _                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  |      |                  | 10                            | _    |                 | 10                            | _    |                 | 10                            | μs   |
| fPLL  |  |      |                  |                               |      |                 |                               |      |                 |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _               | 3250/<br>3125 <sup>(25)</sup> | 600  | _               | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1    | _               |                               | μs   |

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

|                                   |                                  | ATX PLL                  |  |                                  | CMU PLL (2)              | )                       |                                  | fPLL                     |                               |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------|----------------------------------|--------------------------|-------------------------------|
| Clock Network                     | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span                                      | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span         | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span               |
| x1 <sup>(3)</sup>                 | 14.1                             | _                        | 6  | 12.5                             | _                        | 6                       | 3.125                            | _                        | 3                             |
| x6 <sup>(3)</sup>                 | _                                | 14.1                     | 6  | _                                | 12.5                     | 6                       | _                                | 3.125                    | 6                             |
| x6 PLL<br>Feedback <sup>(4)</sup> | _                                | 14.1                     | Side-<br>wide  | _                                | 12.5                     | Side-<br>wide           | _                                | _                        | _                             |
| xN (PCIe)                         | _                                | 8.0                      | 8  | _                                | 5.0                      | 8                       | _                                | _                        | _                             |
| xN (Native PHY IP)                | 8.0                              | 8.0                      | Up to 13<br>channels<br>above<br>and<br>below<br>PLL | 7.99                             | 7.99                     | Up to 13 channels above | 3.125                            | 3.125                    | Up to 13<br>channels<br>above |
| XIV (IVALIVE PRY IP)              | _                                | 8.01 to<br>9.8304        | Up to 7<br>channels<br>above<br>and<br>below<br>PLL  | 7.99                             | 7.99                     | and<br>below<br>PLL     | J. 125                           | 3.123                    | and<br>below<br>PLL           |

### Notes to Table 24:

<sup>(1)</sup> Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

<sup>(2)</sup> ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

<sup>(3)</sup> Channel span is within a transceiver bank.

<sup>(4)</sup> Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Page 34 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (1)

| Symbol/                    | Symbol/<br>Description Conditions |   | Transceivei<br>peed Grade |     | T<br>Sp | Unit |     |    |
|----------------------------|-----------------------------------|---|---------------------------|-----|---------|------|-----|----|
| Description                |                                   |   | Тур                       | Max | Min     | Тур  | Max |    |
| t <sub>pll_lock</sub> (14) | _                                 | _ | _                         | 10  | _       | _    | 10  | μs |

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>LTB</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) tLTD is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (17) For ES devices, RREF is 2000  $\Omega$  ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Table 29 shows the  $\ensuremath{V_{\text{OD}}}$  settings for the GT channel.

Table 29. Typical  $\text{V}_{\text{0D}}$  Setting for GT Channel, TX Termination = 100  $\Omega$ 

| Symbol  | V <sub>op</sub> Setting | V <sub>op</sub> Value (mV) |
|---|-------------------------|----------------------------|
|   | 0                       | 0                          |
|   | 1                       | 200                        |
| V differential peak to peak tunical (1)                                 | 2                       | 400                        |
| <b>V</b> <sub>OD</sub> differential peak to peak typical <sup>(1)</sup> | 3                       | 600                        |
|   | 4                       | 800                        |
|   | 5                       | 1000                       |

### Note:

(1) Refer to Figure 4.

Figure 6 shows the Stratix V DC gain curves for GT channels.

### Figure 6. DC Gain Curves for GT Channels

### **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

Page 38 Switching Characteristics

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

## **Core Performance Specifications**

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

## **Clock Tree Specifications**

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

|                              | Performance              |                          |        |      |  |  |
|------------------------------|--------------------------|--------------------------|--------|------|--|--|
| Symbol                       | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and<br>I3YY | C4, I4 | Unit |  |  |
| Global and<br>Regional Clock | 717                      | 650                      | 580    | MHz  |  |  |
| Periphery Clock              | 550                      | 500                      | 500    | MHz  |  |  |

### Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 2 of 2)

|               |   | Resour | ces Used |     |            | Pe  | erforman | ce      |                     |     |      |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory        | Mode  | ALUTS  | Memory   | C1  | C2,<br>C2L | C3  | C4       | 12, 12L | 13,<br>13L,<br>13YY | 14  | Unit |
|               | Single-port, all supported widths   | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port with<br>the read-during-write<br>option set to <b>Old Data</b> ,<br>all supported widths | 0      | 1        | 525 | 525        | 455 | 400      | 525     | 455                 | 400 | MHz  |
| M20K<br>Block | Simple dual-port with ECC enabled, 512 × 32   | 0      | 1        | 450 | 450        | 400 | 350      | 450     | 400                 | 350 | MHz  |
|               | Simple dual-port with<br>ECC and optional<br>pipeline registers<br>enabled, 512 × 32                      | 0      | 1        | 600 | 600        | 500 | 450      | 600     | 500                 | 450 | MHz  |
|               | True dual port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | ROM, all supported widths   | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |

### Notes to Table 33:

### **Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

**Table 34. Internal Temperature Sensing Diode Specification** 

| Tei  | mperature<br>Range | Accuracy | Offset<br>Calibrated<br>Option | Sampling Rate  | Conversion<br>Time | Resolution | Minimum<br>Resolution<br>with no<br>Missing Codes |
|------|--------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| -40° | °C to 100°C        | ±8°C     | No                             | 1 MHz, 500 KHz | < 100 ms           | 8 bits     | 8 bits  |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices

| Description                              | Min   | Тур   | Max   | Unit |
|--|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | _     | 200   | μΑ   |
| V <sub>bias,</sub> voltage across diode  | 0.3   | _     | 0.9   | V    |
| Series resistance                        | _     | _     | <1    | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 | _    |

<sup>(1)</sup> To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

<sup>(2)</sup> When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.


<sup>(3)</sup> The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

Table 38. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate  $\geq$  1.25 Gbps

| Jitter Fr | Sinusoidal Jitter (UI) |        |
|-----------|------------------------|--------|
| F1        | 10,000                 | 25.000 |
| F2        | 17,565                 | 25.000 |
| F3        | 1,493,000              | 0.350  |
| F4        | 50,000,000             | 0.350  |

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.

Figure 9. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate < 1.25 Gbps



### DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1      | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4   | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933          | 300-890           | 300-890 | MHz  |

### Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 1 of 2)

| Speed Grade      | Min | Max | Unit |
|------------------|-----|-----|------|
| C1               | 8   | 14  | ps   |
| C2, C2L, I2, I2L | 8   | 14  | ps   |
| C3,I3, I3L, I3YY | 8   | 15  | ps   |

Page 52 Configuration Specification

## **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C   | 1   | C2, C2 | L, I2, I2L |     | 3, I3L,<br>3YY | C4  | 1,14 | Unit |
|-------------------|-----|-----|--------|------------|-----|----------------|-----|------|------|
|                   | Min | Max | Min    | Max        | Min | Max            | Min | Max  |      |
| Output Duty Cycle | 45  | 55  | 45     | 55         | 45  | 55             | 45  | 55   | %    |

### Note to Table 44:

## **Configuration Specification**

## **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

### Note to Table 45:

## **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description              | Min | Max | Unit |
|-------------------------|--------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period (2)     | 30  | _   | ns   |
| t <sub>JCP</sub>        | TCK clock period (2)     | 167 | _   | ns   |
| t <sub>JCH</sub>        | TCK clock high time (2)  | 14  | _   | ns   |
| t <sub>JCL</sub>        | TCK clock low time (2)   | 14  | _   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time | 2   | _   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time | 3   | _   | ns   |

<sup>(1)</sup> The DCD numbers do not cover the core clock network.

<sup>(1)</sup> You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Configuration Specification Page 55

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

|         | Mombou         | Active Serial <sup>(1)</sup> |            |                        | Fast Passive Parallel (2) |            |                        |
|---------|----------------|------------------------------|------------|------------------------|---------------------------|------------|------------------------|
| Variant | Member<br>Code | Width                        | DCLK (MHz) | Min Config<br>Time (s) | Width                     | DCLK (MHz) | Min Config<br>Time (s) |
|         | D3             | 4                            | 100        | 0.344                  | 32                        | 100        | 0.043                  |
|         | D4             | 4                            | 100        | 0.534                  | 32                        | 100        | 0.067                  |
| GS      | D4             | 4                            | 100        | 0.344                  | 32                        | 100        | 0.043                  |
| us      | D5             | 4                            | 100        | 0.534                  | 32                        | 100        | 0.067                  |
|         | D6             | 4                            | 100        | 0.741                  | 32                        | 100        | 0.093                  |
|         | D8             | 4                            | 100        | 0.741                  | 32                        | 100        | 0.093                  |
| E       | E9             | 4                            | 100        | 0.857                  | 32                        | 100        | 0.107                  |
| Е       | EB             | 4                            | 100        | 0.857                  | 32                        | 100        | 0.107                  |

### Notes to Table 48:

## **Fast Passive Parallel Configuration Timing**

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

## DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA[] ratio for each combination.

Table 49. DCLK-to-DATA[] Ratio (1) (Part 1 of 2)

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |
|-------------------------|---------------|-----------------|-------------------------|
|                         | Disabled      | Disabled        | 1                       |
| FPP ×8                  | Disabled      | Enabled         | 1                       |
| IFF X0                  | Enabled       | Disabled        | 2                       |
|                         | Enabled       | Enabled         | 2                       |
|                         | Disabled      | Disabled        | 1                       |
| FPP ×16                 | Disabled      | Enabled         | 2                       |
| IFF XIO                 | Enabled       | Disabled        | 4                       |
|                         | Enabled       | Enabled         | 4                       |

<sup>(1)</sup> DCLK frequency of 100 MHz using external CLKUSR.

<sup>(2)</sup> Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Page 58 Configuration Specification

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |  |
|------------------------|---|--|----------------------|-------|--|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _  | 600                  | ns    |  |
| t <sub>CF2ST0</sub>    | nconfig low to nstatus low                        | _  | 600                  | ns    |  |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | _                    | μS    |  |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(2)</sup> | μS    |  |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _  | 1,506 <sup>(3)</sup> | μS    |  |
| t <sub>CF2CK</sub> (6) | nCONFIG high to first rising edge on DCLK         | 1,506  | _                    | μS    |  |
| t <sub>ST2CK</sub> (6) | nSTATUS high to first rising edge of DCLK         | 2  | _                    | μS    |  |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |  |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0  | _                    | ns    |  |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |  |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$                                    | _                    | S     |  |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |  |
| f                      | DCLK frequency (FPP ×8/×16)                       | _  | 125                  | MHz   |  |
| f <sub>MAX</sub>       | DCLK frequency (FPP ×32)                          | _  | 100                  | MHz   |  |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (4)                   | 175  | 437                  | μS    |  |
| +                      | GOVER DOVER high to GUVERN anabled                | 4 × maximum  |                      |       |  |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | DCLK period  | _                    |       |  |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> + (8576 × CLKUSR period) <sup>(5)</sup> | _                    | _     |  |

### Notes to Table 50:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nstatus low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

## FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Configuration Specification Page 59




Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

### Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nconfig, nstatus, and conf\_done are at logic high levels. When nconfig is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Configuration Specification Page 63

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol                 | Parameter   | Minimum   | Maximum              | Units |
|------------------------|---|---|----------------------|-------|
| t <sub>CF2CD</sub>     | nCONFIG low to CONF_DONE low                      | _   | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nCONFIG low to nSTATUS low                        | _   | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2   | _                    | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268   | 1,506 <sup>(1)</sup> | μS    |
| t <sub>CF2ST1</sub>    | nCONFIG high to nSTATUS high                      | _   | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> (5) | nCONFIG high to first rising edge on DCLK         | 1,506   | _                    | μS    |
| t <sub>ST2CK</sub> (5) | nstatus high to first rising edge of DCLK         | 2   | _                    | μS    |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5   | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | 0   | _                    | ns    |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$   | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$   | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>  | _                    | S     |
| f <sub>MAX</sub>       | DCLK frequency                                    | _   | 125                  | MHz   |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (3)                   | 175   | 437                  | μ\$   |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | 4 × maximum  DCLK period  | _                    | _     |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | $t_{\text{CD2CU}} + (8576 \times \text{CLKUSR} \text{ period})^{(4)}$ | _                    | _     |

### Notes to Table 54:

- (1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.
- (5) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

### Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

Table 55. Initialization Clock Source Option and the Maximum Frequency

| Initialization Clock<br>Source | Configuration Schemes | Maximum<br>Frequency | Minimum Number of Clock<br>Cycles <sup>(1)</sup> |
|--------------------------------|-----------------------|----------------------|--|
| Internal Oscillator            | AS, PS, FPP           | 12.5 MHz             |  |
| CLKUSR                         | AS, PS, FPP (2)       | 125 MHz              | 8576   |
| DCLK                           | PS, FPP               | 125 MHz              |  |

### Notes to Table 55:

- $(1) \quad \text{The minimum number of clock cycles required for device initialization}.$
- (2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

Page 64 I/O Timing

## **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications** 

| Parameter                    | Minimum | Maximum | Unit |
|------------------------------|---------|---------|------|
| t <sub>RU_nCONFIG</sub> (1)  | 250     | _       | ns   |
| t <sub>RU_nRSTIMER</sub> (2) | 250     | _       | ns   |

### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

Table 57. 12.5-MHz Internal Oscillator Specifications

| Minimum | Typical | Maximum | Units |  |
|---------|---------|---------|-------|--|
| 5.3     | 7.9     | 12.5    | MHz   |  |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Parameter Available |          | Min           | Fast       | Model      |       |       |       | Slow M | lodel |             |       |      |
|---------------------|----------|---------------|------------|------------|-------|-------|-------|--------|-------|-------------|-------|------|
| Parameter<br>(1)    | Settings | Offset<br>(2) | Industrial | Commercial | C1    | C2    | C3    | C4     | 12    | 13,<br>13YY | 14    | Unit |
| D1                  | 64       | 0             | 0.464      | 0.493      | 0.838 | 0.838 | 0.924 | 1.011  | 0.844 | 0.921       | 1.006 | ns   |
| D2                  | 32       | 0             | 0.230      | 0.244      | 0.415 | 0.415 | 0.459 | 0.503  | 0.417 | 0.456       | 0.500 | ns   |

Page 66 Glossary

Table 60. Glossary (Part 2 of 4)

| Letter           | Subject                       | Definitions  |
|------------------|-------------------------------|--|
| G                |                               |  |
| Н                | _                             | <del>-</del>   |
| 1                |                               |  |
| J                | JTAG Timing<br>Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus).  JTAG Timing Specifications:  TMS  TDI  TCK  TJPSU  TJ |
| K<br>L<br>M<br>N | _                             |  |
| P                | PLL<br>Specifications         | Diagram of PLL Specifications (1)  CLKOUT Pins  Four Core Clock  Reconfigurable in User Mode  External Feedback  Note:  (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.   |
| Q                | _                             | <del>-</del>   |
| R                | R <sub>L</sub>                | Receiver differential input discrete resistor (external to the Stratix V device).  |
|                  | _ <u>-</u>                    | 1  |

Glossary Page 67

Table 60. Glossary (Part 3 of 4)

| Letter | Subject   | Definitions  |  |  |  |  |  |
|--------|---|--|--|--|--|--|--|
|        | SW (sampling window)                                  | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:  Bit Time  0.5 x TCCS  RSKM  Sampling Window (SW)  RSKM  0.5 x TCCS   |  |  |  |  |  |
| S      | Single-ended<br>voltage<br>referenced I/O<br>standard | The JEDEC standard for <b>SSTL</b> and <b>HSTL</b> I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.  The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:  Single-Ended Voltage Referenced I/O Standard  VIHACO  VIHACO  VILLOCO  V |  |  |  |  |  |
|        | t <sub>C</sub>  | High-speed receiver and transmitter input and output clock period.   |  |  |  |  |  |
|        | TCCS (channel-<br>to-channel-skew)                    | The timing difference between the fastest and slowest output edges, including $t_{\rm CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).  |  |  |  |  |  |
|        |   | High-speed I/O block—Duty cycle on the high-speed transmitter output clock.  |  |  |  |  |  |
| Т      | t <sub>DUTY</sub>                                     | Timing Unit Interval (TUI)  The timing budget allowed for skew, propagation delays, and the data sampling window.  (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_{\text{C}}/w$ )   |  |  |  |  |  |
|        | t <sub>FALL</sub>                                     | Signal high-to-low transition time (80-20%)  |  |  |  |  |  |
|        | t <sub>INCCJ</sub>                                    | Cycle-to-cycle jitter tolerance on the PLL clock input.  |  |  |  |  |  |
|        | t <sub>OUTPJ_IO</sub>                                 | Period jitter on the general purpose I/O driven by a PLL.  |  |  |  |  |  |
|        | t <sub>OUTPJ_DC</sub>                                 | Period jitter on the dedicated clock output driven by a PLL.   |  |  |  |  |  |
|        | t <sub>RISE</sub>                                     | Signal low-to-high transition time (20-80%)  |  |  |  |  |  |
| U      | _   |  |  |  |  |  |  |

Document Revision History Page 69

# **Document Revision History**

Table 61 lists the revision history for this chapter.

Table 61. Document Revision History (Part 1 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
| June 2018     | 3.9     | ■ Added the "Stratix V Device Overshoot Duration" figure.   |
|               |         | ■ Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.  |
|               |         | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "PS Timing Parameters for Stratix V Devices" table.  |
|               |         | ■ Changed the condition for 100-Ω R <sub>D</sub> in the "OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices" table.                            |
| April 2017    | 3.8     | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table                               |
|               |         | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table.                           |
|               |         | ■ Changed the minimum value for t <sub>CD2UMC</sub> in the "FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1" table.                           |
|               |         | ■ Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency" table.   |
| June 2016     | 3.7     | ■ Added the V <sub>ID</sub> minimum specification for LVPECL in the "Differential I/O Standard Specifications for Stratix V Devices" table                                    |
| Julie 2010    | 3.7     | ■ Added the I <sub>OUT</sub> specification to the "Absolute Maximum Ratings for Stratix V Devices" table.   |
| December 2015 | 3.6     | ■ Added a footnote to the "High-Speed I/O Specifications for Stratix V Devices" table.  |
| December 2015 | 15 3.5  | ■ Changed the transmitter, receiver, and ATX PLL data rate specifications in the "Transceiver Specifications for Stratix V GX and GS Devices" table.                          |
| December 2013 | 3.3     | ■ Changed the configuration .rbf sizes in the "Uncompressed .rbf Sizes for Stratix V Devices" table.  |
|               |         | ■ Changed the data rate specification for transceiver speed grade 3 in the following tables:  |
|               |         | <ul><li>"Transceiver Specifications for Stratix V GX and GS Devices"</li></ul>  |
|               |         | ■ "Stratix V Standard PCS Approximate Maximum Date Rate"  |
|               |         | ■ "Stratix V 10G PCS Approximate Maximum Data Rate"   |
| July 2015     | 3.4     | ■ Changed the conditions for reference clock rise and fall time, and added a note to the "Transceiver Specifications for Stratix V GX and GS Devices" table.                  |
| -             |         | Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Transceiver Specifications for Stratix V GX and GS Devices" table. |
|               |         | ■ Changed the t <sub>CO</sub> maximum value in the "AS Timing Parameters for AS '1 and AS '4 Configurations in Stratix V Devices" table.                                      |
|               |         | ■ Removed the CDR ppm tolerance specification from the "Transceiver Specifications for Stratix V GX and GS Devices" table.  |