



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details


|                                |                                                                                                                                     |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                            |
| Number of LABs/CLBs            | 234750                                                                                                                              |
| Number of Logic Elements/Cells | 622000                                                                                                                              |
| Total RAM Bits                 | 51200000                                                                                                                            |
| Number of I/O                  | 600                                                                                                                                 |
| Number of Gates                | -                                                                                                                                   |
| Voltage - Supply               | 0.87V ~ 0.93V                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                       |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                     |
| Package / Case                 | 1517-BBGA, FCBGA                                                                                                                    |
| Supplier Device Package        | 1517-FBGA (40x40)                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgtmc7k2f40c2n">https://www.e-xfl.com/product-detail/intel/5sgtmc7k2f40c2n</a> |

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

**Table 5. Maximum Allowed Overshoot During Transitions**

| Symbol     | Description      | Condition (V) | Overshoot Duration as %<br>@ $T_J = 100^{\circ}\text{C}$ | Unit |
|------------|------------------|---------------|----------------------------------------------------------|------|
| $V_i$ (AC) | AC input voltage | 3.8           | 100                                                      | %    |
|            |                  | 3.85          | 64                                                       | %    |
|            |                  | 3.9           | 36                                                       | %    |
|            |                  | 3.95          | 21                                                       | %    |
|            |                  | 4             | 12                                                       | %    |
|            |                  | 4.05          | 7                                                        | %    |
|            |                  | 4.1           | 4                                                        | %    |
|            |                  | 4.15          | 2                                                        | %    |
|            |                  | 4.2           | 1                                                        | %    |

**Figure 1. Stratix V Device Overshoot Duration**



## Recommended Operating Conditions

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

**Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)**

| Symbol                            | Description                                                                                                       | Condition  | Min <sup>(4)</sup> | Typ  | Max <sup>(4)</sup> | Unit |
|-----------------------------------|-------------------------------------------------------------------------------------------------------------------|------------|--------------------|------|--------------------|------|
| V <sub>CC</sub>                   | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)                             | —          | 0.87               | 0.9  | 0.93               | V    |
|                                   | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) <sup>(3)</sup> | —          | 0.82               | 0.85 | 0.88               | V    |
| V <sub>CCPT</sub>                 | Power supply for programmable power technology                                                                    | —          | 1.45               | 1.50 | 1.55               | V    |
| V <sub>CC_AUX</sub>               | Auxiliary supply for the programmable power technology                                                            | —          | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCPD</sub> <sup>(1)</sup>  | I/O pre-driver (3.0 V) power supply                                                                               | —          | 2.85               | 3.0  | 3.15               | V    |
|                                   | I/O pre-driver (2.5 V) power supply                                                                               | —          | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCIO</sub>                 | I/O buffers (3.0 V) power supply                                                                                  | —          | 2.85               | 3.0  | 3.15               | V    |
|                                   | I/O buffers (2.5 V) power supply                                                                                  | —          | 2.375              | 2.5  | 2.625              | V    |
|                                   | I/O buffers (1.8 V) power supply                                                                                  | —          | 1.71               | 1.8  | 1.89               | V    |
|                                   | I/O buffers (1.5 V) power supply                                                                                  | —          | 1.425              | 1.5  | 1.575              | V    |
|                                   | I/O buffers (1.35 V) power supply                                                                                 | —          | 1.283              | 1.35 | 1.45               | V    |
|                                   | I/O buffers (1.25 V) power supply                                                                                 | —          | 1.19               | 1.25 | 1.31               | V    |
|                                   | I/O buffers (1.2 V) power supply                                                                                  | —          | 1.14               | 1.2  | 1.26               | V    |
| V <sub>CCPGM</sub>                | Configuration pins (3.0 V) power supply                                                                           | —          | 2.85               | 3.0  | 3.15               | V    |
|                                   | Configuration pins (2.5 V) power supply                                                                           | —          | 2.375              | 2.5  | 2.625              | V    |
|                                   | Configuration pins (1.8 V) power supply                                                                           | —          | 1.71               | 1.8  | 1.89               | V    |
| V <sub>CCA_FPLL</sub>             | PLL analog voltage regulator power supply                                                                         | —          | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCD_FPLL</sub>             | PLL digital voltage regulator power supply                                                                        | —          | 1.45               | 1.5  | 1.55               | V    |
| V <sub>CCBAT</sub> <sup>(2)</sup> | Battery back-up power supply (For design security volatile key register)                                          | —          | 1.2                | —    | 3.0                | V    |
| V <sub>I</sub>                    | DC input voltage                                                                                                  | —          | −0.5               | —    | 3.6                | V    |
| V <sub>O</sub>                    | Output voltage                                                                                                    | —          | 0                  | —    | V <sub>CCIO</sub>  | V    |
| T <sub>J</sub>                    | Operating junction temperature                                                                                    | Commercial | 0                  | —    | 85                 | °C   |
|                                   |                                                                                                                   | Industrial | −40                | —    | 100                | °C   |

### I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

**Table 9. I/O Pin Leakage Current for Stratix V Devices <sup>(1)</sup>**

| Symbol   | Description        | Conditions                                 | Min | Typ | Max | Unit          |
|----------|--------------------|--------------------------------------------|-----|-----|-----|---------------|
| $I_I$    | Input pin          | $V_I = 0 \text{ V to } V_{CCIO\text{MAX}}$ | -30 | —   | 30  | $\mu\text{A}$ |
| $I_{OZ}$ | Tri-stated I/O pin | $V_O = 0 \text{ V to } V_{CCIO\text{MAX}}$ | -30 | —   | 30  | $\mu\text{A}$ |

**Note to Table 9:**

(1) If  $V_O = V_{CCIO}$  to  $V_{CCIO\text{MAX}}$ , 100  $\mu\text{A}$  of leakage current per I/O is expected.

### Bus Hold Specifications

Table 10 lists the Stratix V device family bus hold specifications.

**Table 10. Bus Hold Parameters for Stratix V Devices**

| Parameter               | Symbol            | Conditions                                     | V <sub>CCIO</sub> |      |       |      |       |      |       |      |       |      | Unit |
|-------------------------|-------------------|------------------------------------------------|-------------------|------|-------|------|-------|------|-------|------|-------|------|------|
|                         |                   |                                                | 1.2 V             |      | 1.5 V |      | 1.8 V |      | 2.5 V |      | 3.0 V |      |      |
|                         |                   |                                                | Min               | Max  | Min   | Max  | Min   | Max  | Min   | Max  | Min   | Max  |      |
| Low sustaining current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5              | —    | 25.0  | —    | 30.0  | —    | 50.0  | —    | 70.0  | —    | μA   |
| High sustaining current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | −22.5             | —    | −25.0 | —    | −30.0 | —    | −50.0 | —    | −70.0 | —    | μA   |
| Low overdrive current   | I <sub>ODL</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | —                 | 120  | —     | 160  | —     | 200  | —     | 300  | —     | 500  | μA   |
| High overdrive current  | I <sub>ODH</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | —                 | −120 | —     | −160 | —     | −200 | —     | −300 | —     | −500 | μA   |
| Bus-hold trip point     | V <sub>TRIP</sub> | —                                              | 0.45              | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

### On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

**Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices <sup>(1)</sup> (Part 1 of 2)**

| Symbol      | Description                                                  | Conditions                                            | Calibration Accuracy |          |                |          | Unit |
|-------------|--------------------------------------------------------------|-------------------------------------------------------|----------------------|----------|----------------|----------|------|
|             |                                                              |                                                       | C1                   | C2,I2    | C3,I3,<br>I3YY | C4,I4    |      |
| 25- : $R_S$ | Internal series termination with calibration (25- : setting) | $V_{\text{CCIO}} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$ | $\pm 15$             | $\pm 15$ | $\pm 15$       | $\pm 15$ | %    |

**Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2) <sup>(1)</sup>**

| Symbol | Description                                          | V <sub>CCIO</sub> (V) | Typical | Unit              |
|--------|------------------------------------------------------|-----------------------|---------|-------------------|
| dR/dT  | OCT variation with temperature without recalibration | 3.0                   | 0.189   | %/ <sup>o</sup> C |
|        |                                                      | 2.5                   | 0.208   |                   |
|        |                                                      | 1.8                   | 0.266   |                   |
|        |                                                      | 1.5                   | 0.273   |                   |
|        |                                                      | 1.2                   | 0.317   |                   |

**Note to Table 13:**

(1) Valid for a V<sub>CCIO</sub> range of  $\pm 5\%$  and a temperature range of 0° to 85°C.

**Pin Capacitance**

Table 14 lists the Stratix V device family pin capacitance.

**Table 14. Pin Capacitance for Stratix V Devices**

| Symbol             | Description                                                      | Value | Unit |
|--------------------|------------------------------------------------------------------|-------|------|
| C <sub>IOTB</sub>  | Input capacitance on the top and bottom I/O pins                 | 6     | pF   |
| C <sub>IOLR</sub>  | Input capacitance on the left and right I/O pins                 | 6     | pF   |
| C <sub>OUTFB</sub> | Input capacitance on dual-purpose clock output and feedback pins | 6     | pF   |

**Hot Socketing**

Table 15 lists the hot socketing specifications for Stratix V devices.

**Table 15. Hot Socketing Specifications for Stratix V Devices**

| Symbol                    | Description                                | Maximum             |
|---------------------------|--------------------------------------------|---------------------|
| I <sub>IOPIN</sub> (DC)   | DC current per I/O pin                     | 300 <del>FA</del>   |
| I <sub>IOPIN</sub> (AC)   | AC current per I/O pin                     | 8 mA <sup>(1)</sup> |
| I <sub>XCVR-TX</sub> (DC) | DC current per transceiver transmitter pin | 100 mA              |
| I <sub>XCVR-RX</sub> (DC) | DC current per transceiver receiver pin    | 50 mA               |

**Note to Table 15:**

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C \, dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

## Internal Weak Pull-Up Resistor

Table 16 lists the weak pull-up resistor values for Stratix V devices.

**Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices <sup>(1), (2)</sup>**

| Symbol          | Description                                                                                                                                         | V <sub>CCIO</sub> Conditions (V) <sup>(3)</sup> | Value <sup>(4)</sup> | Unit |
|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|----------------------|------|
| R <sub>PU</sub> | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option. | 3.0 ±5%                                         | 25                   | k :  |
|                 |                                                                                                                                                     | 2.5 ±5%                                         | 25                   | k :  |
|                 |                                                                                                                                                     | 1.8 ±5%                                         | 25                   | k :  |
|                 |                                                                                                                                                     | 1.5 ±5%                                         | 25                   | k :  |
|                 |                                                                                                                                                     | 1.35 ±5%                                        | 25                   | k :  |
|                 |                                                                                                                                                     | 1.25 ±5%                                        | 25                   | k :  |
|                 |                                                                                                                                                     | 1.2 ±5%                                         | 25                   | k :  |

### Notes to Table 16:

- (1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k :
- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) These specifications are valid with a ±10% tolerance to cover changes over PVT.

## I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to “Glossary” on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

**Table 17. Single-Ended I/O Standards for Stratix V Devices**

| I/O Standard | V <sub>CCIO</sub> (V) |     |       | V <sub>IL</sub> (V) |                             | V <sub>IH</sub> (V)         |                         | V <sub>OL</sub> (V)         | V <sub>OH</sub> (V)         | I <sub>OL</sub> (mA) | I <sub>OH</sub> (mA) |
|--------------|-----------------------|-----|-------|---------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------|----------------------|
|              | Min                   | Typ | Max   | Min                 | Max                         | Min                         | Max                     | Max                         | Min                         |                      |                      |
| LVTTTL       | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.4                         | 2.4                         | 2                    | −2                   |
| LVC MOS      | 2.85                  | 3   | 3.15  | −0.3                | 0.8                         | 1.7                         | 3.6                     | 0.2                         | V <sub>CCIO</sub> − 0.2     | 0.1                  | −0.1                 |
| 2.5 V        | 2.375                 | 2.5 | 2.625 | −0.3                | 0.7                         | 1.7                         | 3.6                     | 0.4                         | 2                           | 1                    | −1                   |
| 1.8 V        | 1.71                  | 1.8 | 1.89  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.45                        | V <sub>CCIO</sub> − 0.45    | 2                    | −2                   |
| 1.5 V        | 1.425                 | 1.5 | 1.575 | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |
| 1.2 V        | 1.14                  | 1.2 | 1.26  | −0.3                | 0.35 *<br>V <sub>CCIO</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCIO</sub> + 0.3 | 0.25 *<br>V <sub>CCIO</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2                    | −2                   |

**Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)**

| I/O Standard     | $V_{IL(DC)}$ (V) |                  | $V_{IH(DC)}$ (V) |                   | $V_{IL(AC)}$ (V) | $V_{IH(AC)}$ (V) | $V_{OL}$ (V)      | $V_{OH}$ (V)      | $I_{ol}$ (mA) | $I_{oh}$ (mA) |
|------------------|------------------|------------------|------------------|-------------------|------------------|------------------|-------------------|-------------------|---------------|---------------|
|                  | Min              | Max              | Min              | Max               | Max              | Min              | Max               | Min               |               |               |
| HSTL-18 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 8             | -8            |
| HSTL-18 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 16            | -16           |
| HSTL-15 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 8             | -8            |
| HSTL-15 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 0.4               | $V_{CCIO} - 0.4$  | 16            | -16           |
| HSTL-12 Class I  | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | $0.25^* V_{CCIO}$ | $0.75^* V_{CCIO}$ | 8             | -8            |
| HSTL-12 Class II | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | $0.25^* V_{CCIO}$ | $0.75^* V_{CCIO}$ | 16            | -16           |
| HSUL-12          | —                | $V_{REF} - 0.13$ | $V_{REF} + 0.13$ | —                 | $V_{REF} - 0.22$ | $V_{REF} + 0.22$ | $0.1^* V_{CCIO}$  | $0.9^* V_{CCIO}$  | —             | —             |

**Table 20. Differential SSTL I/O Standards for Stratix V Devices**

| I/O Standard         | $V_{CCIO}$ (V) |      |       | $V_{SWING(DC)}$ (V) |                  | $V_{X(AC)}$ (V)      |              |                      | $V_{SWING(AC)}$ (V)       |                           |
|----------------------|----------------|------|-------|---------------------|------------------|----------------------|--------------|----------------------|---------------------------|---------------------------|
|                      | Min            | Typ  | Max   | Min                 | Max              | Min                  | Typ          | Max                  | Min                       | Max                       |
| SSTL-2 Class I, II   | 2.375          | 2.5  | 2.625 | 0.3                 | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.2$   | —            | $V_{CCIO}/2 + 0.2$   | 0.62                      | $V_{CCIO} + 0.6$          |
| SSTL-18 Class I, II  | 1.71           | 1.8  | 1.89  | 0.25                | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.175$ | —            | $V_{CCIO}/2 + 0.175$ | 0.5                       | $V_{CCIO} + 0.6$          |
| SSTL-15 Class I, II  | 1.425          | 1.5  | 1.575 | 0.2                 | (1)              | $V_{CCIO}/2 - 0.15$  | —            | $V_{CCIO}/2 + 0.15$  | 0.35                      | —                         |
| SSTL-135 Class I, II | 1.283          | 1.35 | 1.45  | 0.2                 | (1)              | $V_{CCIO}/2 - 0.15$  | $V_{CCIO}/2$ | $V_{CCIO}/2 + 0.15$  | $2(V_{IH(AC)} - V_{REF})$ | $2(V_{IL(AC)} - V_{REF})$ |
| SSTL-125 Class I, II | 1.19           | 1.25 | 1.31  | 0.18                | (1)              | $V_{CCIO}/2 - 0.15$  | $V_{CCIO}/2$ | $V_{CCIO}/2 + 0.15$  | $2(V_{IH(AC)} - V_{REF})$ | —                         |
| SSTL-12 Class I, II  | 1.14           | 1.2  | 1.26  | 0.18                | —                | $V_{REF} - 0.15$     | $V_{CCIO}/2$ | $V_{REF} + 0.15$     | -0.30                     | 0.30                      |

**Note to Table 20:**

(1) The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{DIF(DC)}$ (V) |     | $V_{X(AC)}$ (V) |     |      | $V_{CM(DC)}$ (V) |     |      | $V_{DIF(AC)}$ (V) |     |
|---------------------|----------------|-----|-------|-------------------|-----|-----------------|-----|------|------------------|-----|------|-------------------|-----|
|                     | Min            | Typ | Max   | Min               | Max | Min             | Typ | Max  | Min              | Typ | Max  | Min               | Max |
| HSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.2               | —   | 0.78            | —   | 1.12 | 0.78             | —   | 1.12 | 0.4               | —   |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2               | —   | 0.68            | —   | 0.9  | 0.68             | —   | 0.9  | 0.4               | —   |

**Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)**

| I/O Standard        | V <sub>CCIO</sub> (V) |     |      | V <sub>DIF(DC)</sub> (V) |                         | V <sub>X(AC)</sub> (V)       |                           |                              | V <sub>CM(DC)</sub> (V)   |                           |                           | V <sub>DIF(AC)</sub> (V) |                          |
|---------------------|-----------------------|-----|------|--------------------------|-------------------------|------------------------------|---------------------------|------------------------------|---------------------------|---------------------------|---------------------------|--------------------------|--------------------------|
|                     | Min                   | Typ | Max  | Min                      | Max                     | Min                          | Typ                       | Max                          | Min                       | Typ                       | Max                       | Min                      | Max                      |
| HSTL-12 Class I, II | 1.14                  | 1.2 | 1.26 | 0.16                     | V <sub>CCIO</sub> + 0.3 | —                            | 0.5*<br>V <sub>CCIO</sub> | —                            | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.3                      | V <sub>CCIO</sub> + 0.48 |
| HSUL-12             | 1.14                  | 1.2 | 1.3  | 0.26                     | 0.26                    | 0.5*V <sub>CCIO</sub> – 0.12 | 0.5*<br>V <sub>CCIO</sub> | 0.5*V <sub>CCIO</sub> + 0.12 | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.44                     | 0.44                     |

**Table 22. Differential I/O Standard Specifications for Stratix V Devices <sup>(7)</sup>**

| I/O Standard                   | V <sub>CCIO</sub> (V) <sup>(10)</sup>                                                                                                                                                                                |     |       | V <sub>ID</sub> (mV) <sup>(8)</sup> |                          |     | V <sub>ICM(DC)</sub> (V) |                                |       | V <sub>OD</sub> (V) <sup>(6)</sup> |     |     | V <sub>OCM</sub> (V) <sup>(6)</sup> |      |       |
|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-------|-------------------------------------|--------------------------|-----|--------------------------|--------------------------------|-------|------------------------------------|-----|-----|-------------------------------------|------|-------|
|                                | Min                                                                                                                                                                                                                  | Typ | Max   | Min                                 | Condition                | Max | Min                      | Condition                      | Max   | Min                                | Typ | Max | Min                                 | Typ  | Max   |
| PCML                           | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 23 on page 18. |     |       |                                     |                          |     |                          |                                |       |                                    |     |     |                                     |      |       |
| 2.5 V LVDS <sup>(1)</sup>      | 2.375                                                                                                                                                                                                                | 2.5 | 2.625 | 100                                 | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | D <sub>MAX</sub> d<br>700 Mbps | 1.8   | 0.247                              | —   | 0.6 | 1.125                               | 1.25 | 1.375 |
|                                |                                                                                                                                                                                                                      |     |       |                                     |                          | —   | 1.05                     | D <sub>MAX</sub> ><br>700 Mbps | 1.55  | 0.247                              | —   | 0.6 | 1.125                               | 1.25 | 1.375 |
| BLVDS <sup>(5)</sup>           | 2.375                                                                                                                                                                                                                | 2.5 | 2.625 | 100                                 | —                        | —   | —                        | —                              | —     | —                                  | —   | —   | —                                   | —    | —     |
| RSDS (HIO) <sup>(2)</sup>      | 2.375                                                                                                                                                                                                                | 2.5 | 2.625 | 100                                 | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | —                              | 1.4   | 0.1                                | 0.2 | 0.6 | 0.5                                 | 1.2  | 1.4   |
| Mini-LVDS (HIO) <sup>(3)</sup> | 2.375                                                                                                                                                                                                                | 2.5 | 2.625 | 200                                 | —                        | 600 | 0.4                      | —                              | 1.325 | 0.25                               | —   | 0.6 | 1                                   | 1.2  | 1.4   |
| LVPECL <sup>(4), (9)</sup>     | —                                                                                                                                                                                                                    | —   | —     | 300                                 | —                        | —   | 0.6                      | D <sub>MAX</sub> d<br>700 Mbps | 1.8   | —                                  | —   | —   | —                                   | —    | —     |
|                                | —                                                                                                                                                                                                                    | —   | —     | 300                                 | —                        | —   | 1                        | D <sub>MAX</sub> ><br>700 Mbps | 1.6   | —                                  | —   | —   | —                                   | —    | —     |

**Notes to Table 22:**

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. They depend on the system topology.
- (6) RL range: 90 dRL d110 : .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 18.
- (8) The minimum V<sub>ID</sub> value is applicable over the entire common mode range, V<sub>CM</sub>.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

## Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus® II PowerPlay Power Analyzer feature.

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 3 of 7)**

| Symbol/<br>Description                                                                                                                | Conditions                                                   | Transceiver Speed<br>Grade 1                         |     |       | Transceiver Speed<br>Grade 2 |     |       | Transceiver Speed<br>Grade 3 |     |                                     | Unit |
|---------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|------------------------------------------------------|-----|-------|------------------------------|-----|-------|------------------------------|-----|-------------------------------------|------|
|                                                                                                                                       |                                                              | Min                                                  | Typ | Max   | Min                          | Typ | Max   | Min                          | Typ | Max                                 |      |
| Reconfiguration clock<br>(mgmt_clk_clk )<br>frequency                                                                                 | —                                                            | 100                                                  | —   | 125   | 100                          | —   | 125   | 100                          | —   | 125                                 | MHz  |
| <b>Receiver</b>                                                                                                                       |                                                              |                                                      |     |       |                              |     |       |                              |     |                                     |      |
| Supported I/O<br>Standards                                                                                                            | —                                                            | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |     |       |                              |     |       |                              |     |                                     |      |
| Data rate<br>(Standard PCS)<br><sup>(9), (23)</sup>                                                                                   | —                                                            | 600                                                  | —   | 12200 | 600                          | —   | 12200 | 600                          | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
| Data rate<br>(10G PCS) <sup>(9), (23)</sup>                                                                                           | —                                                            | 600                                                  | —   | 14100 | 600                          | —   | 12500 | 600                          | —   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps |
| Absolute $V_{MAX}$ for<br>a receiver pin <sup>(5)</sup>                                                                               | —                                                            | —                                                    | —   | 1.2   | —                            | —   | 1.2   | —                            | —   | 1.2                                 | V    |
| Absolute $V_{MIN}$ for<br>a receiver pin                                                                                              | —                                                            | −0.4                                                 | —   | —     | −0.4                         | —   | —     | −0.4                         | —   | —                                   | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-<br>p) before device<br>configuration <sup>(22)</sup>      | —                                                            | —                                                    | —   | 1.6   | —                            | —   | 1.6   | —                            | —   | 1.6                                 | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-<br>p) after device<br>configuration <sup>(18), (22)</sup> | $V_{CCR\_GXB} =$<br>1.0 V/1.05 V<br>( $V_{ICM} =$<br>0.70 V) | —                                                    | —   | 2.0   | —                            | —   | 2.0   | —                            | —   | 2.0                                 | V    |
|                                                                                                                                       | $V_{CCR\_GXB} =$<br>0.90 V<br>( $V_{ICM} = 0.6$ V)           | —                                                    | —   | 2.4   | —                            | —   | 2.4   | —                            | —   | 2.4                                 | V    |
|                                                                                                                                       | $V_{CCR\_GXB} =$<br>0.85 V<br>( $V_{ICM} = 0.6$ V)           | —                                                    | —   | 2.4   | —                            | —   | 2.4   | —                            | —   | 2.4                                 | V    |
| Minimum<br>differential eye<br>opening at<br>receiver serial<br>input pins <sup>(6), (22), (27)</sup>                                 | —                                                            | 85                                                   | —   | —     | 85                           | —   | —     | 85                           | —   | —                                   | mV   |









## PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (–40° to 100°C).

**Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)**

| Symbol                   | Parameter                                                                                                | Min | Typ | Max                | Unit |
|--------------------------|----------------------------------------------------------------------------------------------------------|-----|-----|--------------------|------|
| $f_{IN}$                 | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)                                            | 5   | —   | 800 <sup>(1)</sup> | MHz  |
|                          | Input clock frequency (C3, I3, I3L, and I3YY speed grades)                                               | 5   | —   | 800 <sup>(1)</sup> | MHz  |
|                          | Input clock frequency (C4, I4 speed grades)                                                              | 5   | —   | 650 <sup>(1)</sup> | MHz  |
| $f_{INPFD}$              | Input frequency to the PFD                                                                               | 5   | —   | 325                | MHz  |
| $f_{FINPFD}$             | Fractional Input clock frequency to the PFD                                                              | 50  | —   | 160                | MHz  |
| $f_{VCO}$ <sup>(9)</sup> | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)                                              | 600 | —   | 1600               | MHz  |
|                          | PLL VCO operating range (C3, I3, I3L, I3YY speed grades)                                                 | 600 | —   | 1600               | MHz  |
|                          | PLL VCO operating range (C4, I4 speed grades)                                                            | 600 | —   | 1300               | MHz  |
| $t_{EINDUTY}$            | Input clock or external feedback clock input duty cycle                                                  | 40  | —   | 60                 | %    |
| $f_{OUT}$                | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)            | —   | —   | 717 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)                     | —   | —   | 650 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an internal global or regional clock (C4, I4 speed grades)                          | —   | —   | 580 <sup>(2)</sup> | MHz  |
| $f_{OUT\_EXT}$           | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)                        | —   | —   | 800 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C3, I3, I3L speed grades)                                 | —   | —   | 667 <sup>(2)</sup> | MHz  |
|                          | Output frequency for an external clock output (C4, I4 speed grades)                                      | —   | —   | 553 <sup>(2)</sup> | MHz  |
| $t_{OUTDUTY}$            | Duty cycle for a dedicated external clock output (when set to 50%)                                       | 45  | 50  | 55                 | %    |
| $t_{FCOMP}$              | External feedback clock compensation time                                                                | —   | —   | 10                 | ns   |
| $f_{DYCONFIGCLK}$        | Dynamic Configuration Clock used for mgmt_clk and scanclk                                                | —   | —   | 100                | MHz  |
| $t_{LOCK}$               | Time required to lock from the end-of-device configuration or deassertion of areset                      | —   | —   | 1                  | ms   |
| $t_{DLOCK}$              | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | —   | —   | 1                  | ms   |
| $f_{CLBW}$               | PLL closed-loop low bandwidth                                                                            | —   | 0.3 | —                  | MHz  |
|                          | PLL closed-loop medium bandwidth                                                                         | —   | 1.5 | —                  | MHz  |
|                          | PLL closed-loop high bandwidth <sup>(7)</sup>                                                            | —   | 4   | —                  | MHz  |
| $t_{PLL\_PSERR}$         | Accuracy of PLL phase shift                                                                              | —   | —   | ±50                | ps   |
| $t_{ARESET}$             | Minimum pulse width on the areset signal                                                                 | 10  | —   | —                  | ns   |

**Table 31. PLL Specifications for Stratix V Devices (Part 3 of 3)**

| Symbol    | Parameter                                            | Min    | Typ  | Max   | Unit |
|-----------|------------------------------------------------------|--------|------|-------|------|
| $f_{RES}$ | Resolution of VCO frequency ( $f_{INPFD} = 100$ MHz) | 390625 | 5.96 | 0.023 | Hz   |

**Notes to Table 31:**

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (4)  $f_{REF}$  is  $f_{IN}/N$  when  $N = 1$ .
- (5) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 44 on page 52.
- (6) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL: 0.59MHz dUpstream PLL BW < 1 MHz
  - b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 42 on page 50.
- (9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (10) This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05 - 0.95 must be  $\pm 1000$  MHz, while  $f_{VCO}$  for fractional value range 0.20 - 0.80 must be  $\pm 1200$  MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05-0.95 must be  $\pm 1000$  MHz.
- (12) This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20-0.80 must be  $\pm 1200$  MHz.

**DSP Block Specifications**

Table 32 lists the Stratix V DSP block performance specifications.

**Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 1 of 2)**

| Mode                                         | Peformance |         |         |     |               |     |     | Unit |
|----------------------------------------------|------------|---------|---------|-----|---------------|-----|-----|------|
|                                              | C1         | C2, C2L | I2, I2L | C3  | I3, I3L, I3YY | C4  | I4  |      |
| Modes using one DSP                          |            |         |         |     |               |     |     |      |
| Three 9 x 9                                  | 600        | 600     | 600     | 480 | 480           | 420 | 420 | MHz  |
| One 18 x 18                                  | 600        | 600     | 600     | 480 | 480           | 420 | 400 | MHz  |
| Two partial 18 x 18 (or 16 x 16)             | 600        | 600     | 600     | 480 | 480           | 420 | 400 | MHz  |
| One 27 x 27                                  | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One 36 x 18                                  | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One sum of two 18 x 18(One sum of 2 16 x 16) | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One sum of square                            | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One 18 x 18 plus 36 (a x b) + c              | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| Modes using two DSPs                         |            |         |         |     |               |     |     |      |
| Three 18 x 18                                | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One sum of four 18 x 18                      | 475        | 475     | 475     | 380 | 380           | 300 | 300 | MHz  |
| One sum of two 27 x 27                       | 465        | 465     | 450     | 380 | 380           | 300 | 290 | MHz  |
| One sum of two 36 x 18                       | 475        | 475     | 475     | 380 | 380           | 300 | 300 | MHz  |
| One complex 18 x 18                          | 500        | 500     | 500     | 400 | 400           | 350 | 350 | MHz  |
| One 36 x 36                                  | 475        | 475     | 475     | 380 | 380           | 300 | 300 | MHz  |

**Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)**

| Mode                   | Peformance |         |         |     |               |     |     | Unit |
|------------------------|------------|---------|---------|-----|---------------|-----|-----|------|
|                        | C1         | C2, C2L | I2, I2L | C3  | I3, I3L, I3YY | C4  | I4  |      |
| Modes using Three DSPs |            |         |         |     |               |     |     |      |
| One complex 18 x 25    | 425        | 425     | 415     | 340 | 340           | 275 | 265 | MHz  |
| Modes using Four DSPs  |            |         |         |     |               |     |     |      |
| One complex 27 x 27    | 465        | 465     | 465     | 380 | 380           | 300 | 290 | MHz  |

### Memory Block Specifications

Table 33 lists the Stratix V memory block specifications.

**Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 1 of 2)**

| Memory | Mode                                       | Resources Used |        | Performance |         |     |     |         |               |     | Unit |
|--------|--------------------------------------------|----------------|--------|-------------|---------|-----|-----|---------|---------------|-----|------|
|        |                                            | ALUTs          | Memory | C1          | C2, C2L | C3  | C4  | I2, I2L | I3, I3L, I3YY | I4  |      |
| MLAB   | Single port, all supported widths          | 0              | 1      | 450         | 450     | 400 | 315 | 450     | 400           | 315 | MHz  |
|        | Simple dual-port, x32/x64 depth            | 0              | 1      | 450         | 450     | 400 | 315 | 450     | 400           | 315 | MHz  |
|        | Simple dual-port, x16 depth <sup>(3)</sup> | 0              | 1      | 675         | 675     | 533 | 400 | 675     | 533           | 400 | MHz  |
|        | ROM, all supported widths                  | 0              | 1      | 600         | 600     | 500 | 450 | 600     | 500           | 450 | MHz  |







## Remote System Upgrades

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications**

| Parameter                | Minimum | Maximum | Unit |
|--------------------------|---------|---------|------|
| $t_{RU\_nCONFIG}^{(1)}$  | 250     | —       | ns   |
| $t_{RU\_nRSTIMER}^{(2)}$ | 250     | —       | ns   |

**Notes to Table 56:**

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the “Configuration, Design Security, and Remote System Upgrades in Stratix V Devices” chapter.

## User Watchdog Internal Circuitry Timing Specification

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

**Table 57. 12.5-MHz Internal Oscillator Specifications**

| Minimum | Typical | Maximum | Units |
|---------|---------|---------|-------|
| 5.3     | 7.9     | 12.5    | MHz   |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.



You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## Programmable IOE Delay

Table 58 lists the Stratix V IOE programmable delay settings.

**Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)**

| Parameter<br>(1) | Available<br>Settings | Min<br>Offset<br>(2) | Fast Model |            | Slow Model |       |       |       |       |             |       |      |
|------------------|-----------------------|----------------------|------------|------------|------------|-------|-------|-------|-------|-------------|-------|------|
|                  |                       |                      | Industrial | Commercial | C1         | C2    | C3    | C4    | I2    | I3,<br>I3YY | I4    | Unit |
| D1               | 64                    | 0                    | 0.464      | 0.493      | 0.838      | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D2               | 32                    | 0                    | 0.230      | 0.244      | 0.415      | 0.415 | 0.459 | 0.503 | 0.417 | 0.456       | 0.500 | ns   |

