E·XFL

Intel - 5SGXEA3K1F40C2N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 128300 |
| Number of Logic Elements/Cells | 340000 |
| Total RAM Bits | 19456000 |
| Number of I/O | 696 |
| Number of Gates | - |
| Voltage - Supply | 0.87V ~ 0.93V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1517-BBGA, FCBGA |
| Supplier Device Package | 1517-FBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxea3k1f40c2n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | | | Resistance Tolerance | | | | | |
|----------------------|--|----------------------------|----------------------|-------|-----------------|--------|------|--|
| Symbol | Description | Conditions | C1 | C2,I2 | C3, I3, I3YY | C4, I4 | Unit | |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | $V_{CCIO} = 1.8$ and 1.5 V | ±30 | ±30 | ±40 | ±40 | % | |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCI0} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % | |
| 100-Ω R _D | Internal differential termination (100- Ω setting) | V _{CCPD} = 2.5 V | ±25 | ±25 | ±25 | ±25 | % | |

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} \,=\, R_{SCAL} \Big(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

Notes to Equation 1:

- (1) The R_{OCT} value shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V_{CCIO} at power-up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of $\mathsf{R}_{\mathsf{SCAL}}$ with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

| Table 13. | OCT Variation after Power-U | Calibration for Stratix V Devices | (Part 1 of 2) ⁽¹⁾ |
|-----------|-----------------------------|-----------------------------------|------------------------------|
|-----------|-----------------------------|-----------------------------------|------------------------------|

| Symbol | Description | V _{CCIO} (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| | | 3.0 | 0.0297 | |
| | | 2.5 | 0.0344 | |
| dR/dV | OCT variation with voltage without recalibration | 1.8 | 0.0499 | %/mV |
| | | 1.5 | 0.0744 | |
| | | 1.2 | 0.1241 | |

Internal Weak Pull-Up Resistor

Table 16 lists the weak pull-up resistor values for Stratix V devices.

| Symbol | Description | V _{CCIO} Conditions (V) ⁽³⁾ | Value ⁽⁴⁾ | Unit |
|-----------------|---|--|----------------------|------|
| | | 3.0 ±5% | 25 | kΩ |
| | | 2.5 ±5% | 25 | kΩ |
| | Value of the I/O pin pull-up resistor before | 1.8 ±5% | 25 | kΩ |
| R _{PU} | and during configuration, as well as user mode if you enable the programmable | 1.5 ±5% | 25 | kΩ |
| | pull-up resistor option. | 1.35 ±5% | 25 | kΩ |
| | | 1.25 ±5% | 25 | kΩ |
| | | 1.2 ±5% | 25 | kΩ |

Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices (1), (2)

Notes to Table 16:

(1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.

(2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k Ω .

- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.
- (4) These specifications are valid with a $\pm 10\%$ tolerance to cover changes over PVT.

I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V_{OL} and V_{OH} values are valid at the corresponding I_{OH} and I_{OL}, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to "Glossary" on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012_486.

| I/O | | V _{ccio} (V) | | V | L (V) | VIH | (V) | V _{OL} (V) | V _{OH} (V) | IOL | I _{oh} |
|----------|-------|-----------------------|-------|------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|------|-----------------|
| Standard | Min | Тур | Max | Min | Max | Min | Max | Max | Min | (mĀ) | (mÅ) |
| LVTTL | 2.85 | 3 | 3.15 | -0.3 | 0.8 | 1.7 | 3.6 | 0.4 | 2.4 | 2 | -2 |
| LVCMOS | 2.85 | 3 | 3.15 | -0.3 | 0.8 | 1.7 | 3.6 | 0.2 | $V_{CCI0} - 0.2$ | 0.1 | -0.1 |
| 2.5 V | 2.375 | 2.5 | 2.625 | -0.3 | 0.7 | 1.7 | 3.6 | 0.4 | 2 | 1 | -1 |
| 1.8 V | 1.71 | 1.8 | 1.89 | -0.3 | 0.35 * V _{CCI0} | 0.65 * V _{CCI0} | V _{CCI0} + 0.3 | 0.45 | V _{CCI0} – 0.45 | 2 | -2 |
| 1.5 V | 1.425 | 1.5 | 1.575 | -0.3 | 0.35 * V _{CCI0} | 0.65 * V _{CCI0} | V _{CCI0} + 0.3 | 0.25 * V _{CCI0} | 0.75 * V _{CCIO} | 2 | -2 |
| 1.2 V | 1.14 | 1.2 | 1.26 | -0.3 | 0.35 * V _{CCI0} | 0.65 * V _{CCIO} | V _{CCI0} + 0.3 | 0.25 * V _{CCI0} | 0.75 * V _{CCI0} | 2 | -2 |

Table 17. Single-Ended I/O Standards for Stratix V Devices

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | nsceive Grade | r Speed 3 | Unit |
|--|--|-------|------------------|-----------------------|---|------------------|---------------------------------|------|------------------|--------------------|-------------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Spread-spectrum downspread | PCle | _ | 0 to 0.5 | _ | _ | 0 to 0.5 | | _ | 0 to 0.5 | _ | % |
| On-chip termination resistors ⁽²¹⁾ | _ | _ | 100 | | _ | 100 | | _ | 100 | | Ω |
| Absolute V _{MAX} ⁽⁵⁾ | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | | 1.2 | | _ | 1.2 | |
| Absolute V_{MIN} | — | -0.4 | — | | -0.4 | — | — | -0.4 | — | — | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC | Dedicated reference clock pin | 1050/ | 1000/90 | 00/850 ⁽²⁾ | 1050/1000/900/850 ⁽²⁾ 1050/1000/900/850 ⁽²⁾ | | 050/1000/900/850 ⁽²⁾ | | mV | | |
| coupled) ⁽³⁾ | RX reference clock pin | 1. | .0/0.9/0 | .85 ⁽⁴⁾ | 1. | 0/0.9/0 | .85 ⁽⁴⁾ | 1. | 0/0.9/0 | .85 ⁽⁴⁾ | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | | 550 | 250 | | 550 | 250 | | 550 | mV |
| | 100 Hz | — | — | -70 | — | — | -70 | — | — | -70 | dBc/Hz |
| Transmitter | 1 kHz | | | -90 | | | -90 | | — | -90 | dBc/Hz |
| REFCLK Phase Noise | 10 kHz | — | — | -100 | — | — | -100 | — | — | -100 | dBc/Hz |
| (622 MHz) ⁽²⁰⁾ | 100 kHz | | | -110 | — | — | -110 | — | — | -110 | dBc/Hz |
| | ≥1 MHz | — | — | -120 | — | — | -120 | — | — | -120 | dBc/Hz |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁷⁾ | 10 kHz to 1.5 MHz (PCle) | _ | _ | 3 | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| R _{REF} (19) | | | 1800 ±1% | | _ | 1800 ±1% | _ | | 180 0 ±1% | | Ω |
| Transceiver Clocks | S | | | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | | 100 or 125 | _ | _ | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |


Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 2 of 7)

| Symbol/ Description | Conditions | Tra | nsceive Grade | r Speed 1 | Tra | nsceive Grade | r Speed 2 | Trai | nsceive Grade | r Speed 3 | Unit |
|---|---|-----|------------------|--------------|-----|------------------|--------------|------|------------------|--------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | 85– Ω setting | | 85 ± 30% | | — | 85 ± 30% | | | 85 ± 30% | | Ω |
| Differential on- | 100–Ω setting | _ | 100 ± 30% | | _ | 100 ± 30% | | _ | 100 ± 30% | | Ω |
| chip termination resistors ⁽²¹⁾ | 120–Ω setting | _ | 120 ± 30% | | _ | 120 ± 30% | | _ | 120 ± 30% | | Ω |
| | 150-Ω setting | _ | 150 ± 30% | _ | _ | 150 ± 30% | | _ | 150 ± 30% | | Ω |
| | V _{CCR_GXB} = 0.85 V or 0.9 V full bandwidth | | 600 | | _ | 600 | _ | | 600 | | mV |
| V _{ICM} (AC and DC coupled) | V _{CCR_GXB} = 0.85 V or 0.9 V half bandwidth | _ | 600 | _ | _ | 600 | _ | _ | 600 | _ | mV |
| coupleu) | V _{CCR_GXB} = 1.0 V/1.05 V full bandwidth | _ | 700 | | _ | 700 | | | 700 | | mV |
| | V _{CCR_GXB} = 1.0 V half bandwidth | _ | 750 | _ | _ | 750 | _ | _ | 750 | _ | mV |
| t _{LTR} ⁽¹¹⁾ | _ | — | — | 10 | — | — | 10 | — | — | 10 | μs |
| t _{LTD} (12) | _ | 4 | | | 4 | | | 4 | | | μs |
| t _{LTD_manual} ⁽¹³⁾ | | 4 | | | 4 | | | 4 | _ | | μs |
| t _{LTR_LTD_manual} ⁽¹⁴⁾ | | 15 | | | 15 | — | | 15 | — | | μs |
| Run Length | _ | _ | | 200 | | — | 200 | | — | 200 | UI |
| Programmable equalization (AC Gain) ⁽¹⁰⁾ | Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz) | | | 16 | _ | | 16 | _ | | 16 | dB |

 Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 4 of 7)

| Symbol/ | Conditions | Tra | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trar | isceive Grade | r Speed 3 | Unit |
|---|--|-----|----------------------|--------------|------|------------------|--------------|------|------------------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | DC Gain Setting = 0 | | 0 | _ | _ | 0 | | _ | 0 | _ | dB |
| | DC Gain Setting = 1 | _ | 2 | _ | _ | 2 | _ | _ | 2 | _ | dB |
| Programmable DC gain | DC Gain Setting = 2 | _ | 4 | _ | _ | 4 | _ | _ | 4 | _ | dB |
| | DC Gain Setting = 3 | _ | 6 | _ | _ | 6 | _ | _ | 6 | _ | dB |
| | DC Gain Setting = 4 | _ | 8 | _ | _ | 8 | _ | _ | 8 | — | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | _ | | 1.4-V and 1.5-V PCML | | | | | | | | |
| Data rate (Standard PCS) | _ | 600 | _ | 12200 | 600 | _ | 12200 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Data rate (10G PCS) | _ | 600 | _ | 14100 | 600 | | 12500 | 600 | | 8500/ 10312.5 (24) | Mbps |
| | 85-Ω setting | | 85 ± 20% | _ | _ | 85 ± 20% | | _ | 85 ± 20% | _ | Ω |
| Differential on- | 100-Ω setting | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | Ω |
| chip termination resistors | 120-Ω setting | _ | 120 ± 20% | | _ | 120 ± 20% | | _ | 120 ± 20% | | Ω |
| | 150-Ω setting | | 150 ± 20% | | | 150 ± 20% | | | 150 ± 20% | | Ω |
| V _{OCM} (AC coupled) | 0.65-V setting | | 650 | | _ | 650 | | _ | 650 | _ | mV |
| V _{OCM} (DC coupled) | _ | | 650 | | _ | 650 | | _ | 650 | _ | mV |
| Rise time (7) | 20% to 80% | 30 | | 160 | 30 | | 160 | 30 | | 160 | ps |
| Fall time ⁽⁷⁾ | 80% to 20% | 30 | | 160 | 30 | | 160 | 30 | | 160 | ps |
| Intra-differential pair skew | Tx V _{CM} = 0.5 V and slew rate of 15 ps | | | 15 | | | 15 | | | 15 | ps |
| Intra-transceiver block transmitter channel-to- channel skew | x6 PMA bonded mode | | | 120 | | | 120 | | | 120 | ps |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 5 of 7)






Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)

Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

| Symbol/ | Conditions | : | Transceive Speed Grade | | | Transceive peed Grade | | Unit |
|--|--|-----------|---------------------------|--------------|------------------------|--------------------------|--------------|-----------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Reference Clock | | | | | | | | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCN | /IL, 1.4-V PC | ML, 1.5-V P | CML, 2.5-V and HCSL | PCML, Diffe | rential LVPE | ECL, LVDS |
| | RX reference clock pin | | 1.4-V PCML | ., 1.5-V PCN | IL, 2.5-V PC | ML, LVPEC | L, and LVDS | 6 |
| Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾ | _ | 40 | _ | 710 | 40 | _ | 710 | MHz |
| Input Reference Clock Frequency (ATX PLL) ⁽⁶⁾ | _ | 100 | - | 710 | 100 | _ | 710 | MHz |
| Rise time | 20% to 80% | | _ | 400 | | — | 400 | |
| Fall time | 80% to 20% | | | 400 | — | | 400 | ps |
| Duty cycle | — | 45 | | 55 | 45 | | 55 | % |
| Spread-spectrum modulating clock frequency | PCI Express (PCIe) | 30 | _ | 33 | 30 | _ | 33 | kHz |
| Spread-spectrum downspread | PCle | _ | 0 to -0.5 | | _ | 0 to -0.5 | _ | % |
| On-chip termination resistors ⁽¹⁹⁾ | _ | _ | 100 | _ | _ | 100 | _ | Ω |
| Absolute V _{MAX} ⁽³⁾ | Dedicated reference clock pin | | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | |
| Absolute V _{MIN} | — | -0.4 | — | — | -0.4 | — | — | V |
| Peak-to-peak differential input voltage | _ | 200 | | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | | 1050/1000 (| 2) | | 1050/1000 (| 2) | mV |
| | RX reference clock pin | 1 | .0/0.9/0.85 (| 22) | 1 | .0/0.9/0.85 (| 22) | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | mV |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) ⁽¹⁾

| Symbol | Parameter | Min | Тур | Max | Unit |
|---|---|------|---------|--|-----------|
| + (3) (4) | Input clock cycle-to-cycle jitter ($f_{REF} \ge 100 \text{ MHz}$) | _ | — | 0.15 | UI (p-p) |
| t _{INCCJ} ^{(3),} ⁽⁴⁾ | Input clock cycle-to-cycle jitter (f _{REF} < 100 MHz) | -750 | _ | +750 | ps (p-p) |
| t | Period Jitter for dedicated clock output (f_{OUT} \geq 100 MHz) | _ | _ | 175 ⁽¹⁾ | ps (p-p) |
| t _{outpj_dc} ⁽⁵⁾ | Period Jitter for dedicated clock output (f _{OUT} < 100 MHz) | _ | | 17.5 ⁽¹⁾ | mUI (p-p) |
| + (5) | Period Jitter for dedicated clock output in fractional PLL ($f_{0UT} \geq 100 \mbox{ MHz})$ | _ | _ | 250 ⁽¹¹⁾ , 175 ⁽¹²⁾ | ps (p-p) |
| t _{foutpj_dc} ⁽⁵⁾ | Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz) | _ | _ | 25 ⁽¹¹⁾ , 17.5 ⁽¹²⁾ | mUI (p-p) |
| + | Cycle-to-Cycle Jitter for a dedicated clock output ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| t _{outccj_dc} ⁽⁵⁾ | Cycle-to-Cycle Jitter for a dedicated clock output (f _{0UT} < 100 MHz) | _ | _ | 17.5 | mUI (p-p) |
| + <i>(5)</i> | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f_{OUT} \geq 100 MHz) | _ | _ | 250 ⁽¹¹⁾ , 175 ⁽¹²⁾ | ps (p-p) |
| t _{FOUTCCJ_DC} ⁽⁵⁾ | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} < 100 \text{ MHz}$)+ | _ | _ | 25 ⁽¹¹⁾ , 17.5 ⁽¹²⁾ | mUI (p-p) |
| t _{outpj_io} (5), | Period Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} \geq 100 MHz) | _ | _ | 600 | ps (p-p) |
| (8) | Period Jitter for a clock output on a regular I/O (f _{OUT} < 100 MHz) | _ | _ | 60 | mUI (p-p) |
| t _{FOUTPJ_IO} (5), | Period Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 600 (10) | ps (p-p) |
| (8), (11) | Period Jitter for a clock output on a regular I/O in fractional PLL (f _{OUT} < 100 MHz) | _ | _ | 60 ⁽¹⁰⁾ | mUI (p-p) |
| t _{outccj_io} (5), | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} \geq 100 MHz) | _ | _ | 600 | ps (p-p) |
| (8) | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} < 100 MHz) | _ | _ | 60 ⁽¹⁰⁾ | mUI (p-p) |
| t _{foutccj_10} ^{(5),} | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ($f_{0UT} \geq 100 \mbox{ MHz})$ | _ | _ | 600 ⁽¹⁰⁾ | ps (p-p) |
| (8), (11) | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} < 100 \text{ MHz}$) | _ | _ | 60 | mUI (p-p) |
| t _{casc_outpj_dc} | Period Jitter for a dedicated clock output in cascaded PLLs (f_{0UT} \geq 100 MHz) | | _ | 175 | ps (p-p) |
| (5), (6) | Period Jitter for a dedicated clock output in cascaded PLLs (f _{OUT} < 100 MHz) | | _ | 17.5 | mUI (p-p) |
| f _{DRIFT} | Frequency drift after PFDENA is disabled for a duration of 100 μs | _ | _ | ±10 | % |
| dK _{BIT} | Bit number of Delta Sigma Modulator (DSM) | 8 | 24 | 32 | Bits |
| k _{value} | Numerator of Fraction | 128 | 8388608 | 2147483648 | |

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| | | Resour | ces Used | | | Pe | erforman | ce | | | |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L, 13YY | 14 | Unit |
| | Single-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | Simple dual-port with the read-during-write option set to Old Data , all supported widths | 0 | 1 | 525 | 525 | 455 | 400 | 525 | 455 | 400 | MHz |
| M20K Block | Simple dual-port with ECC enabled, 512 × 32 | 0 | 1 | 450 | 450 | 400 | 350 | 450 | 400 | 350 | MHz |
| | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32 | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz |
| | True dual port, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |
| | ROM, all supported widths | 0 | 1 | 700 | 700 | 650 | 550 | 700 | 500 | 450 | MHz |

Table 33. Memory Block Performance Specifications for Stratix V Devices ^{(1), (2)} (Part 2 of 2)

Notes to Table 33:

(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50**% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

(2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F_{MAX}.

(3) The F_{MAX} specification is only achievable with Fitter options, MLAB Implementation In 16-Bit Deep Mode enabled.

Temperature Sensing Diode Specifications

Table 34 lists the internal TSD specification.

Table 34. Internal Temperature Sensing Diode Specification

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|----------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| -40°C to 100°C | ±8°C | No | 1 MHz, 500 KHz | < 100 ms | 8 bits | 8 bits |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

| | Table 35. | External | Temperature | Sensing Diode | e Specifications | for Stratix V Devices |
|--|-----------|----------|-------------|---------------|------------------|-----------------------|
|--|-----------|----------|-------------|---------------|------------------|-----------------------|

| Description | Min | Тур | Max | Unit |
|--|-------|-------|-------|------|
| I _{bias} , diode source current | 8 | — | 200 | μΑ |
| V _{bias,} voltage across diode | 0.3 | — | 0.9 | V |
| Series resistance | — | — | < 1 | Ω |
| Diode ideality factor | 1.006 | 1.008 | 1.010 | — |

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| Sumbol | Conditiono | | C1 | | C2, C2L, I2, I2L | | C3, I3, I3L, I3YY | | ., I 3YY | C4,14 | | | Ilmit | |
|--|--|-----|-----|-----|------------------|-----|-------------------|-----|-----------------|------------|-----|-----|------------|------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 800 | 5 | | 800 | 5 | _ | 625 | 5 | _ | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards ⁽³⁾ | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 800 | 5 | _ | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 520 | 5 | _ | 520 | 5 | | 420 | 5 | | 420 | MHz |
| f _{HSCLK_OUT} (output clock frequency) | _ | 5 | _ | 800 | 5 | _ | 800 | 5 | _ | 625 (5) | 5 | _ | 525 (5) | MHz |

| 0b.al | Oanditiana | | C1 | | C2, | C2L, I | 2, I2L | C3, I3, I3L, I3YY | | | C4,14 | | | Unit |
|---|---|-----|-----|----------|-----|--------|--------|-------------------|-----|----------|-------|-----|------|------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Transmitter | | | | <u>.</u> | | | | | | <u>.</u> | | | | |
| | SERDES factor J = 3 to 10 ⁽⁹⁾ , ⁽¹¹⁾ , ⁽¹²⁾ , ⁽¹³⁾ , ⁽¹⁴⁾ , ⁽¹⁵⁾ , ⁽¹⁶⁾ | (6) | | 1600 | (6) | | 1434 | (6) | | 1250 | (6) | | 1050 | Mbps |
| | SERDES factor J ≥ 4 | | | | | | | | | | | | | |
| True Differential I/O Standards | LVDS TX with DPA ⁽¹²⁾ , ⁽¹⁴⁾ , ⁽¹⁵⁾ , ⁽¹⁶⁾ | (6) | _ | 1600 | (6) | _ | 1600 | (6) | _ | 1600 | (6) | _ | 1250 | Mbps |
| - f _{HSDR} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) ⁽¹⁰⁾ | SERDES factor J = 4 to 10 (17) | (6) | | 1100 | (6) | | 1100 | (6) | | 840 | (6) | | 840 | Mbps |
| t _{x Jitter} - True Differential | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | | 160 | _ | _ | 160 | | | 160 | _ | _ | 160 | ps |
| I/O Standards | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | UI |
| t _{x Jitter} - Emulated Differential I/O Standards | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | | 300 | _ | | 300 | _ | _ | 300 | _ | | 325 | ps |
| with Three External Output Resistor Network | Total Jitter for Data Rate < 600 Mbps | _ | | 0.2 | | | 0.2 | | | 0.2 | _ | | 0.25 | UI |

Table 36. High-Speed I/O Specifications for Stratix V Devices ^{(1), (2)} (Part 2 of 4)

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled

| rx_reset | i | | |
|---------------|---|--|--|
| rx_dpa_locked | | | |
| | | | |

Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard | Training Pattern | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions ⁽⁴⁾ | Maximum |
|--------------------|---------------------|---|---|----------------------|
| SPI-4 | 0000000001111111111 | 2 | 128 | 640 data transitions |
| Parallel Rapid I/O | 00001111 | 2 | 128 | 640 data transitions |
| | 10010000 | 4 | 64 | 640 data transitions |
| Miscellaneous | 10101010 | 8 | 32 | 640 data transitions |
| Wiscenardous | 01010101 | 8 | 32 | 640 data transitions |

Notes to Table 37:

(1) The DPA lock time is for one channel.


(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.

(3) The DPA lock time stated in this table applies to both commercial and industrial grade.

(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps.





| Family | Device | Package | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) ^{(4), (5)} |
|----------------------------|--------|---------|--------------------------------|--|
| Stratix V E ⁽¹⁾ | 5SEE9 | — | 342,742,976 | 700,888 |
| | 5SEEB | _ | 342,742,976 | 700,888 |

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

Notes to Table 47:

(1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.

(2) 36-transceiver devices.

(3) 24-transceiver devices.

(4) File size for the periphery image.

(5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

• For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help.*

Table 48 lists the minimum configuration time estimates for Stratix V devices.

| Variant | Member | | Active Serial ⁽¹⁾ | | Fast Passive Parallel ⁽²⁾ | | | |
|---------|--------|-------|------------------------------|------------------------|--------------------------------------|------------|------------------------|--|
| | Code | Width | DCLK (MHz) | Min Config Time (s) | Width | DCLK (MHz) | Min Config Time (s) | |
| | ۸۵ | 4 | 100 | 0.534 | 32 | 100 | 0.067 | |
| | A3 | 4 | 100 | 0.344 | 32 | 100 | 0.043 | |
| | A4 | 4 | 100 | 0.534 | 32 | 100 | 0.067 | |
| | A5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 | |
| | A7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 | |
| GX | A9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 | |
| - | AB | 4 | 100 | 0.857 | 32 | 100 | 0.107 | |
| | B5 | 4 | 100 | 0.676 | 32 | 100 | 0.085 | |
| | B6 | 4 | 100 | 0.676 | 32 | 100 | 0.085 | |
| | B9 | 4 | 100 | 0.857 | 32 | 100 | 0.107 | |
| | BB | 4 | 100 | 0.857 | 32 | 100 | 0.107 | |
| ст | C5 | 4 | 100 | 0.675 | 32 | 100 | 0.084 | |
| GT | C7 | 4 | 100 | 0.675 | 32 | 100 | 0.084 | |


| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|-------------------------|---------------|-----------------|-------------------------|
| | Disabled | Disabled | 1 |
| FPP ×32 | Disabled | Enabled | 4 |
| FFF X02 | Enabled | Disabled | 8 |
| | Enabled | Enabled | 8 |

Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host




Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V_{CCPGM} must be high enough to meet the V_{IH} specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V_{CCPGM} .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA [7..0]. If you use FPP ×16, use DATA [15..0].

IF the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.

FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.





Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA [] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nstatus low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT DONE goes low.

Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

| Table 52. | DCLK Frequency | Specification in the <i>l</i> | AS Configuration Scheme | (1), (2) |
|-----------|----------------|-------------------------------|-------------------------|----------|
|-----------|----------------|-------------------------------|-------------------------|----------|

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |
| 10.6 | 15.7 | 25.0 | MHz |
| 21.3 | 31.4 | 50.0 | MHz |
| 42.6 | 62.9 | 100.0 | MHz |


Notes to Table 52:

(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.





Notes to Figure 14:

- (1) If you are using AS $\times 4$ mode, this signal represents the AS_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 53 lists the timing parameters for AS $\times 1$ and AS $\times 4$ configurations in Stratix V devices.

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t _{CO} | DCLK falling edge to AS_DATA0/ASDO output | — | 2 | ns |
| t _{SU} | Data setup time before falling edge on DCLK | 1.5 | _ | ns |
| t _H | Data hold time after falling edge on DCLK | 0 | _ | ns |

Remote System Upgrades

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

| Table 56. Remote System Upgrade Circuitry Timing Specifications |
|---|
|---|

| Parameter | Minimum | Maximum | Unit |
|---|---------|---------|------|
| t _{RU_nCONFIG} ⁽¹⁾ | 250 | — | ns |
| t _{RU_nRSTIMER} ⁽²⁾ | 250 | — | ns |

Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset_timer input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

User Watchdog Internal Circuitry Timing Specification

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

Table 57. 12.5-MHz Internal Oscillator Specifications

| Minimum Typical | | Maximum | Units | |
|-----------------|-----|---------|-------|--|
| 5.3 | 7.9 | 12.5 | MHz | |

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

 You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

Programmable IOE Delay

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Deremeter | ameter Available | Min | Fast | Model | | | | Slow N | lodel | | | |
|-----------|------------------|---------------|------------|------------|-------|-------|-------|--------|-------|-------------|-------|------|
| | Settings | Offset (2) | Industrial | Commercial | C1 | C2 | C3 | C4 | 12 | 13, 13YY | 14 | Unit |
| D1 | 64 | 0 | 0.464 | 0.493 | 0.838 | 0.838 | 0.924 | 1.011 | 0.844 | 0.921 | 1.006 | ns |
| D2 | 32 | 0 | 0.230 | 0.244 | 0.415 | 0.415 | 0.459 | 0.503 | 0.417 | 0.456 | 0.500 | ns |

| Letter | Subject | Definitions |
|--------|----------------------|--|
| | V _{CM(DC)} | DC common mode input voltage. |
| | V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. |
| | V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. |
| | V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. |
| | V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. |
| | V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. |
| | V _{IH(AC)} | High-level AC input voltage |
| | V _{IH(DC)} | High-level DC input voltage |
| V | V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. |
| | V _{IL(AC)} | Low-level AC input voltage |
| | V _{IL(DC)} | Low-level DC input voltage |
| | V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. |
| | V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
| | V _{SWING} | Differential input voltage |
| | V _X | Input differential cross point voltage |
| | V _{OX} | Output differential cross point voltage |
| W | W | High-speed I/O block—clock boost factor |
| X | | |
| Υ | _ | _ |
| Z | | |

Table 60. Glossary (Part 4 of 4)

Table 61. Document Revision History (Part 2 of 3)

| Date | Version | Changes |
|---------------|---------|---|
| | | Added the I3YY speed grade and changed the data rates for the GX channel in Table 1. |
| | | Added the I3YY speed grade to the V_{CC} description in Table 6. |
| | | Added the I3YY speed grade to V_{CCHIP_L}, V_{CCHIP_R}, V_{CCHSSI_L}, and V_{CCHSSI_R} descriptions in Table 7. |
| | | ■ Added 240-Ω to Table 11. |
| | | Changed CDR PPM tolerance in Table 23. |
| | | Added additional max data rate for fPLL in Table 23. |
| | | Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25. |
| | | Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26. |
| | | Changed CDR PPM tolerance in Table 28. |
| | | Added additional max data rate for fPLL in Table 28. |
| | | Changed the mode descriptions for MLAB and M20K in Table 33. |
| | | • Changed the Max value of f _{HSCLK_OUT} for the C2, C2L, I2, I2L speed grades in Table 36. |
| November 2014 | 3.3 | Changed the frequency ranges for C1 and C2 in Table 39. |
| | | Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47. |
| | | Added note about nSTATUS to Table 50, Table 51, Table 54. |
| | | Changed the available settings in Table 58. |
| | | Changed the note in "Periphery Performance". |
| | | Updated the "I/O Standard Specifications" section. |
| | | Updated the "Raw Binary File Size" section. |
| | | Updated the receiver voltage input range in Table 22. |
| | | Updated the max frequency for the LVDS clock network in Table 36. |
| | | Updated the DCLK note to Figure 11. |
| | | Updated Table 23 VO_{CM} (DC Coupled) condition. |
| | | Updated Table 6 and Table 7. |
| | | ■ Added the DCLK specification to Table 55. |
| | | Updated the notes for Table 47. |
| | | Updated the list of parameters for Table 56. |
| November 2013 | 3.2 | Updated Table 28 |
| November 2013 | 3.1 | Updated Table 33 |
| November 2013 | 3.0 | Updated Table 23 and Table 28 |
| October 2013 | 2.9 | Updated the "Transceiver Characterization" section |
| | | Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59 |
| October 2013 | 2.8 | Added Figure 1 and Figure 3 |
| | | Added the "Transceiver Characterization" section |
| | | Removed all "Preliminary" designations. |

Table 61. Document Revision History (Part 3 of 3)

| Date | Version | Changes |
|------------------|------------|---|
| | | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60 |
| May 2013 | 2.7 | ■ Added Table 24, Table 48 |
| | | Updated Figure 9, Figure 10, Figure 11, Figure 12 |
| February 2013 | 2.6 | Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46 |
| | | Updated "Maximum Allowed Overshoot and Undershoot Voltage" |
| | | Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35 |
| | | Added Table 33 |
| | | Added "Fast Passive Parallel Configuration Timing" |
| December 0010 | 0.5 | Added "Active Serial Configuration Timing" |
| December 2012 | 2.5 | Added "Passive Serial Configuration Timing" |
| | | Added "Remote System Upgrades" |
| | | Added "User Watchdog Internal Circuitry Timing Specification" |
| | | Added "Initialization" |
| | | Added "Raw Binary File Size" |
| | | Added Figure 1, Figure 2, and Figure 3. |
| June 2012 | 2.4 | Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. |
| | | Various edits throughout to fix bugs. |
| | | Changed title of document to Stratix V Device Datasheet. |
| | | Removed document from the Stratix V handbook and made it a separate document. |
| February 2012 | 2.3 | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31. |
| December 2011 | r 2011 2.2 | ■ Added Table 2–31. |
| | 2.2 | ■ Updated Table 2–28 and Table 2–34. |
| Neurometren 0011 | 0.1 | Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices. |
| November 2011 | 2.1 | ■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25. |
| | | Various edits throughout to fix SPRs. |
| | | Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24. |
| May 2011 | 2.0 | Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title. |
| - | | Chapter moved to Volume 1. |
| | | Minor text edits. |
| | | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23. |
| December 2010 | 1.1 | Converted chapter to the new template. |
| | | Minor text edits. |
| July 2010 | 1.0 | Initial release. |