



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 128300  |
| Number of Logic Elements/Cells | 340000  |
| Total RAM Bits                 | 19456000  |
| Number of I/O                  | 696   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 1517-BBGA, FCBGA  |
| Supplier Device Package        | 1517-FBGA (40x40)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgxe3k3f40i3n">https://www.e-xfl.com/product-detail/intel/5sgxe3k3f40i3n</a> |

## Recommended Operating Conditions

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

**Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)**

| Symbol                     | Description   | Condition  | Min <sup>(4)</sup> | Typ  | Max <sup>(4)</sup> | Unit |
|----------------------------|---|------------|--------------------|------|--------------------|------|
| $V_{CC}$                   | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)                             | —          | 0.87               | 0.9  | 0.93               | V    |
|                            | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) <sup>(3)</sup> | —          | 0.82               | 0.85 | 0.88               | V    |
| $V_{CCPT}$                 | Power supply for programmable power technology  | —          | 1.45               | 1.50 | 1.55               | V    |
| $V_{CC\_AUX}$              | Auxiliary supply for the programmable power technology  | —          | 2.375              | 2.5  | 2.625              | V    |
| $V_{CCPD}$ <sup>(1)</sup>  | I/O pre-driver (3.0 V) power supply   | —          | 2.85               | 3.0  | 3.15               | V    |
|                            | I/O pre-driver (2.5 V) power supply   | —          | 2.375              | 2.5  | 2.625              | V    |
| $V_{CCIO}$                 | I/O buffers (3.0 V) power supply  | —          | 2.85               | 3.0  | 3.15               | V    |
|                            | I/O buffers (2.5 V) power supply  | —          | 2.375              | 2.5  | 2.625              | V    |
|                            | I/O buffers (1.8 V) power supply  | —          | 1.71               | 1.8  | 1.89               | V    |
|                            | I/O buffers (1.5 V) power supply  | —          | 1.425              | 1.5  | 1.575              | V    |
|                            | I/O buffers (1.35 V) power supply   | —          | 1.283              | 1.35 | 1.45               | V    |
|                            | I/O buffers (1.25 V) power supply   | —          | 1.19               | 1.25 | 1.31               | V    |
|                            | I/O buffers (1.2 V) power supply  | —          | 1.14               | 1.2  | 1.26               | V    |
|                            | Configuration pins (3.0 V) power supply   | —          | 2.85               | 3.0  | 3.15               | V    |
| $V_{CCPGM}$                | Configuration pins (2.5 V) power supply   | —          | 2.375              | 2.5  | 2.625              | V    |
|                            | Configuration pins (1.8 V) power supply   | —          | 1.71               | 1.8  | 1.89               | V    |
| $V_{CCA\_FPLL}$            | PLL analog voltage regulator power supply   | —          | 2.375              | 2.5  | 2.625              | V    |
| $V_{CCD\_FPLL}$            | PLL digital voltage regulator power supply  | —          | 1.45               | 1.5  | 1.55               | V    |
| $V_{CCBAT}$ <sup>(2)</sup> | Battery back-up power supply (For design security volatile key register)  | —          | 1.2                | —    | 3.0                | V    |
| $V_I$                      | DC input voltage  | —          | -0.5               | —    | 3.6                | V    |
| $V_0$                      | Output voltage  | —          | 0                  | —    | $V_{CCIO}$         | V    |
| $T_J$                      | Operating junction temperature  | Commercial | 0                  | —    | 85                 | °C   |
|                            |   | Industrial | -40                | —    | 100                | °C   |



**Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2)<sup>(1)</sup>**

| <b>Symbol</b> | <b>Description</b>                                   | <b>V<sub>CCIO</sub> (V)</b> | <b>Typical</b> | <b>Unit</b> |
|---------------|--|-----------------------------|----------------|-------------|
| dR/dT         | OCT variation with temperature without recalibration | 3.0                         | 0.189          | %/°C        |
|               |  | 2.5                         | 0.208          |             |
|               |  | 1.8                         | 0.266          |             |
|               |  | 1.5                         | 0.273          |             |
|               |  | 1.2                         | 0.317          |             |

**Note to Table 13:**(1) Valid for a V<sub>CCIO</sub> range of ±5% and a temperature range of 0° to 85°C.**Pin Capacitance**

Table 14 lists the Stratix V device family pin capacitance.

**Table 14. Pin Capacitance for Stratix V Devices**

| <b>Symbol</b>      | <b>Description</b>   | <b>Value</b> | <b>Unit</b> |
|--------------------|--|--------------|-------------|
| C <sub>IOTB</sub>  | Input capacitance on the top and bottom I/O pins                 | 6            | pF          |
| C <sub>IOLR</sub>  | Input capacitance on the left and right I/O pins                 | 6            | pF          |
| C <sub>OUTFB</sub> | Input capacitance on dual-purpose clock output and feedback pins | 6            | pF          |

**Hot Socketing**

Table 15 lists the hot socketing specifications for Stratix V devices.

**Table 15. Hot Socketing Specifications for Stratix V Devices**

| <b>Symbol</b>             | <b>Description</b>                         | <b>Maximum</b>      |
|---------------------------|--|---------------------|
| I <sub>IOPIN</sub> (DC)   | DC current per I/O pin                     | 300 μA              |
| I <sub>IOPIN</sub> (AC)   | AC current per I/O pin                     | 8 mA <sup>(1)</sup> |
| I <sub>XCVR-TX</sub> (DC) | DC current per transceiver transmitter pin | 100 mA              |
| I <sub>XCVR-RX</sub> (DC) | DC current per transceiver receiver pin    | 50 mA               |

**Note to Table 15:**(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |I<sub>IOPIN</sub>| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.









Table 26 shows the approximate maximum data rate using the 10G PCS.

**Table 26. Stratix V 10G PCS Approximate Maximum Data Rate <sup>(1)</sup>**

| <b>Mode <sup>(2)</sup></b> | <b>Transceiver Speed Grade</b> | <b>PMA Width</b>                      | <b>64</b>    | <b>40</b>    | <b>40</b> | <b>40</b> | <b>32</b>       | <b>32</b> |
|----------------------------|--------------------------------|---------------------------------------|--------------|--------------|-----------|-----------|-----------------|-----------|
|                            |                                | <b>PCS Width</b>                      | <b>64</b>    | <b>66/67</b> | <b>50</b> | <b>40</b> | <b>64/66/67</b> | <b>32</b> |
| FIFO or Register           | 1                              | C1, C2, C2L, I2, I2L core speed grade | 14.1         | 14.1         | 10.69     | 14.1      | 13.6            | 13.6      |
|                            | 2                              | C1, C2, C2L, I2, I2L core speed grade | 12.5         | 12.5         | 10.69     | 12.5      | 12.5            | 12.5      |
|                            |                                | C3, I3, I3L core speed grade          | 12.5         | 12.5         | 10.69     | 12.5      | 10.88           | 10.88     |
|                            | 3                              | C1, C2, C2L, I2, I2L core speed grade | 8.5 Gbps     |              |           |           |                 |           |
|                            |                                | C3, I3, I3L core speed grade          |              |              |           |           |                 |           |
|                            |                                | C4, I4 core speed grade               |              |              |           |           |                 |           |
|                            |                                | I3YY core speed grade                 | 10.3125 Gbps |              |           |           |                 |           |

**Notes to Table 26:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5)<sup>(1)</sup>**

| Symbol/<br>Description                                   | Conditions                                 | Transceiver<br>Speed Grade 2  |           |      | Transceiver<br>Speed Grade 3 |           |      | Unit     |  |
|--|--|---|-----------|------|------------------------------|-----------|------|----------|--|
|  |  | Min   | Typ       | Max  | Min                          | Typ       | Max  |          |  |
| <b>Reference Clock</b>                                   |  |   |           |      |                              |           |      |          |  |
| Supported I/O Standards                                  | Dedicated reference clock pin              | 1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS, and HCSL |           |      |                              |           |      |          |  |
|  | RX reference clock pin                     | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS                                |           |      |                              |           |      |          |  |
| Input Reference Clock Frequency (CMU PLL) <sup>(6)</sup> | —  | 40  | —         | 710  | 40                           | —         | 710  | MHz      |  |
| Input Reference Clock Frequency (ATX PLL) <sup>(6)</sup> | —  | 100   | —         | 710  | 100                          | —         | 710  | MHz      |  |
| Rise time  | 20% to 80%                                 | —   | —         | 400  | —                            | —         | 400  | ps       |  |
| Fall time  | 80% to 20%                                 | —   | —         | 400  | —                            | —         | 400  |          |  |
| Duty cycle   | —  | 45  | —         | 55   | 45                           | —         | 55   | %        |  |
| Spread-spectrum modulating clock frequency               | PCI Express (PCIe)                         | 30  | —         | 33   | 30                           | —         | 33   | kHz      |  |
| Spread-spectrum downspread                               | PCIe                                       | —   | 0 to -0.5 | —    | —                            | 0 to -0.5 | —    | %        |  |
| On-chip termination resistors <sup>(19)</sup>            | —  | —   | 100       | —    | —                            | 100       | —    | $\Omega$ |  |
| Absolute V <sub>MAX</sub> <sup>(3)</sup>                 | Dedicated reference clock pin              | —   | —         | 1.6  | —                            | —         | 1.6  | V        |  |
|  | RX reference clock pin                     | —   | —         | 1.2  | —                            | —         | 1.2  |          |  |
| Absolute V <sub>MIN</sub>                                | —  | -0.4  | —         | —    | -0.4                         | —         | —    | V        |  |
| Peak-to-peak differential input voltage                  | —  | 200   | —         | 1600 | 200                          | —         | 1600 | mV       |  |
| V <sub>ICM</sub> (AC coupled)                            | Dedicated reference clock pin              | 1050/1000 <sup>(2)</sup>  |           |      | 1050/1000 <sup>(2)</sup>     |           |      | mV       |  |
|  | RX reference clock pin                     | 1.0/0.9/0.85 <sup>(22)</sup>  |           |      | 1.0/0.9/0.85 <sup>(22)</sup> |           |      | V        |  |
| V <sub>ICM</sub> (DC coupled)                            | HCSL I/O standard for PCIe reference clock | 250   | —         | 550  | 250                          | —         | 550  | mV       |  |





Figure 6 shows the Stratix V DC gain curves for GT channels.

---

**Figure 6. DC Gain Curves for GT Channels**

---

---

## Transceiver Characterization

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

## Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

### Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

**Table 30. Clock Tree Performance for Stratix V Devices <sup>(1)</sup>**

| Symbol                    | Performance              |                       |        | Unit |
|---------------------------|--------------------------|-----------------------|--------|------|
|                           | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 |      |
| Global and Regional Clock | 717                      | 650                   | 580    | MHz  |
| Periphery Clock           | 550                      | 500                   | 500    | MHz  |

**Note to Table 30:**

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.



## Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the LVDS high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface.

General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-LVTT/LVC MOS are capable of a typical 167 MHz and 1.2-LVC MOS at 100 MHz interfacing frequency with a 10 pF load.



The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

### High-Speed I/O Specification

Table 36 lists high-speed I/O timing for Stratix V devices.

**Table 36. High-Speed I/O Specifications for Stratix V Devices<sup>(1), (2)</sup> (Part 1 of 4)**

| Symbol   | Conditions                                    | C1  |     |     | C2, C2L, I2, I2L |     |     | C3, I3, I3L, I3YY |     |                    | C4, I4 |     |                    | Unit |
|--|---|-----|-----|-----|------------------|-----|-----|-------------------|-----|--------------------|--------|-----|--------------------|------|
|  |   | Min | Typ | Max | Min              | Typ | Max | Min               | Typ | Max                | Min    | Typ | Max                |      |
| f <sub>HSCLK_in</sub> (input clock frequency)<br>True Differential I/O Standards           | Clock boost factor W = 1 to 40 <sup>(4)</sup> | 5   | —   | 800 | 5                | —   | 800 | 5                 | —   | 625                | 5      | —   | 525                | MHz  |
| f <sub>HSCLK_in</sub> (input clock frequency)<br>Single Ended I/O Standards <sup>(3)</sup> | Clock boost factor W = 1 to 40 <sup>(4)</sup> | 5   | —   | 800 | 5                | —   | 800 | 5                 | —   | 625                | 5      | —   | 525                | MHz  |
| f <sub>HSCLK_in</sub> (input clock frequency)<br>Single Ended I/O Standards                | Clock boost factor W = 1 to 40 <sup>(4)</sup> | 5   | —   | 520 | 5                | —   | 520 | 5                 | —   | 420                | 5      | —   | 420                | MHz  |
| f <sub>HSCLK_OUT</sub> (output clock frequency)  | —   | 5   | —   | 800 | 5                | —   | 800 | 5                 | —   | 625 <sup>(5)</sup> | 5      | —   | 525 <sup>(5)</sup> | MHz  |



**Table 42. Memory Output Clock Jitter Specification for Stratix V Devices<sup>(1)</sup>, (Part 2 of 2)<sup>(2)</sup>, (3)**

| Clock Network | Parameter                    | Symbol          | C1    |      | C2, C2L, I2, I2L |      | C3, I3, I3L, I3YY |     | C4,I4 |     | Unit |
|---------------|------------------------------|-----------------|-------|------|------------------|------|-------------------|-----|-------|-----|------|
|               |                              |                 | Min   | Max  | Min              | Max  | Min               | Max | Min   | Max |      |
| PHY Clock     | Clock period jitter          | $t_{JIT(per)}$  | -25   | 25   | -25              | 25   | -30               | 30  | -35   | 35  | ps   |
|               | Cycle-to-cycle period jitter | $t_{JIT(cc)}$   | -50   | 50   | -50              | 50   | -60               | 60  | -70   | 70  | ps   |
|               | Duty cycle jitter            | $t_{JIT(duty)}$ | -37.5 | 37.5 | -37.5            | 37.5 | -45               | 45  | -56   | 56  | ps   |

**Notes to Table 42:**

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.


**OCT Calibration Block Specifications**

Table 43 lists the OCT calibration block specifications for Stratix V devices.



**Table 43. OCT Calibration Block Specifications for Stratix V Devices**

| Symbol         | Description   | Min | Typ  | Max | Unit   |
|----------------|---|-----|------|-----|--------|
| OCTUSRCLK      | Clock required by the OCT calibration blocks  | —   | —    | 20  | MHz    |
| $T_{OCTCAL}$   | Number of OCTUSRCLK clock cycles required for OCT $R_S/R_T$ calibration   | —   | 1000 | —   | Cycles |
| $T_{OCTSHIFT}$ | Number of OCTUSRCLK clock cycles required for the OCT code to shift out   | —   | 32   | —   | Cycles |
| $T_{RS\_RT}$   | Time required between the $dyn\_term\_ctrl$ and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | —   | 2.5  | —   | ns     |



Figure 10 shows the timing diagram for the oe and  $dyn\_term\_ctrl$  signals.

**Figure 10. Timing Diagram for oe and  $dyn\_term\_ctrl$  Signals**

**Table 60. Glossary (Part 2 of 4)**

| Letter                | Subject                    | Definitions   |
|-----------------------|----------------------------|---|
| G<br>H<br>I           | —                          | —   |
| J                     | J                          | High-speed I/O block—Deserialization factor (width of parallel data bus).   |
| J                     | JTAG Timing Specifications | JTAG Timing Specifications:<br><br> <p>The diagram illustrates the JTAG timing specifications for TMS, TDI, TCK, and TDO signals. Key parameters include:<br/> - <math>t_{JCP}</math>: Time from TMS rising to TCK rising.<br/> - <math>t_{JCH}</math>: Time from TMS falling to TCK rising.<br/> - <math>t_{JCL}</math>: Time from TMS rising to TCK falling.<br/> - <math>t_{JPSU}</math>: Time from TDI rising to TDO rising.<br/> - <math>t_{JPZ}</math>: Time from TDI falling to TDO rising.<br/> - <math>t_{JPZC}</math>: Time from TDI falling to TDO falling.<br/> - <math>t_{IPH}</math>: Time from TCK rising to TDO falling.<br/> - <math>t_{JPXZ}</math>: Time from TCK falling to TDO falling.</p>  |
| K<br>L<br>M<br>N<br>O | —                          | —   |
| P                     | PLL Specifications         | <b>Diagram of PLL Specifications (1)</b><br><br> <p>The diagram shows the internal architecture of a PLL. It includes:<br/> - Input CLK and Core Clock feeds into a 4:1 multiplexer.<br/> - The output of the multiplexer goes to a switcher and a divider N.<br/> - The divider N outputs <math>f_{IN}</math> to a PFD.<br/> - The PFD compares <math>f_{IN}</math> with the feedback signal <math>f_{INPFD}</math> and generates control signals for a CP (Charge Pump) and LF (Loop Filter).<br/> - The LF provides feedback to a VCO (Voltage Controlled Oscillator).<br/> - The VCO outputs <math>f_{VCO}</math> to a Delta Sigma Modulator.<br/> - The modulator provides feedback to the PFD.<br/> - The PFD also controls a counter (C0, C17) which generates the GCLK (Global Clock).<br/> - The GCLK drives the RCLK (Reset Clock) and the CLKOUT Pins, which output <math>f_{OUT\_EXT}</math>.</p> <p><b>Note:</b><br/> (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.</p> |
| Q                     | —                          | —   |
| R                     | $R_L$                      | Receiver differential input discrete resistor (external to the Stratix V device).   |

**Table 60. Glossary (Part 3 of 4)**

| Letter   | Subject                                      | Definitions  |
|----------|--|--|
| <b>S</b> | <b>SW (sampling window)</b>                  | <p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:</p>    |
|          | Single-ended voltage referenced I/O standard | <p>The JEDEC standard for <b>SSTL</b> and <b>HSTL</b> I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:</p> <p><i>Single-Ended Voltage Referenced I/O Standard</i></p>  |
| <b>T</b> | <b>t<sub>C</sub></b>                         | High-speed receiver and transmitter input and output clock period.   |
|          | <b>TCCS (channel-to-channel-skew)</b>        | The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).  |
|          | <b>t<sub>DUTY</sub></b>                      | High-speed I/O block—Duty cycle on the high-speed transmitter output clock.  |
|          | <b>Timing Unit Interval (TUI)</b>            | The timing budget allowed for skew, propagation delays, and the data sampling window. ( $TUI = 1/(\text{receiver input clock frequency multiplication factor}) = t_C/w$ )  |
|          | <b>t<sub>FALL</sub></b>                      | Signal high-to-low transition time (80-20%)  |
|          | <b>t<sub>INCCJ</sub></b>                     | Cycle-to-cycle jitter tolerance on the PLL clock input.  |
|          | <b>t<sub>OUTPJ_IO</sub></b>                  | Period jitter on the general purpose I/O driven by a PLL.  |
|          | <b>t<sub>OUTPJ_DC</sub></b>                  | Period jitter on the dedicated clock output driven by a PLL.   |
| <b>U</b> | —  | —  |

## Document Revision History

Table 61 lists the revision history for this chapter.

**Table 61. Document Revision History (Part 1 of 3)**

| Date          | Version | Changes  |
|---------------|---------|--|
| June 2018     | 3.9     | <ul style="list-style-type: none"> <li>■ Added the “Stratix V Device Overshoot Duration” figure.</li> </ul>  |
| April 2017    | 3.8     | <ul style="list-style-type: none"> <li>■ Added a footnote to the “High-Speed I/O Specifications for Stratix V Devices” table.</li> <li>■ Changed the minimum value for <math>t_{CD2UMC}</math> in the “PS Timing Parameters for Stratix V Devices” table.</li> <li>■ Changed the condition for <math>100\text{-}\Omega R_D</math> in the “OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices” table.</li> <li>■ Changed the minimum value for <math>t_{CD2UMC}</math> in the “AS Timing Parameters for AS ‘1 and AS ‘4 Configurations in Stratix V Devices” table</li> <li>■ Changed the minimum value for <math>t_{CD2UMC}</math> in the “FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is &gt;1” table.</li> <li>■ Changed the minimum value for <math>t_{CD2UMC}</math> in the “FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is &gt;1” table.</li> <li>■ Changed the minimum number of clock cycles value in the “Initialization Clock Source Option and the Maximum Frequency” table.</li> </ul> |
| June 2016     | 3.7     | <ul style="list-style-type: none"> <li>■ Added the <math>V_{ID}</math> minimum specification for LVPECL in the “Differential I/O Standard Specifications for Stratix V Devices” table</li> <li>■ Added the <math>I_{OUT}</math> specification to the “Absolute Maximum Ratings for Stratix V Devices” table.</li> </ul>  |
| December 2015 | 3.6     | <ul style="list-style-type: none"> <li>■ Added a footnote to the “High-Speed I/O Specifications for Stratix V Devices” table.</li> </ul>   |
| December 2015 | 3.5     | <ul style="list-style-type: none"> <li>■ Changed the transmitter, receiver, and ATX PLL data rate specifications in the “Transceiver Specifications for Stratix V GX and GS Devices” table.</li> <li>■ Changed the configuration .rbf sizes in the “Uncompressed .rbf Sizes for Stratix V Devices” table.</li> </ul>   |
| July 2015     | 3.4     | <ul style="list-style-type: none"> <li>■ Changed the data rate specification for transceiver speed grade 3 in the following tables:           <ul style="list-style-type: none"> <li>■ “Transceiver Specifications for Stratix V GX and GS Devices”</li> <li>■ “Stratix V Standard PCS Approximate Maximum Date Rate”</li> <li>■ “Stratix V 10G PCS Approximate Maximum Data Rate”</li> </ul> </li> <li>■ Changed the conditions for reference clock rise and fall time, and added a note to the “Transceiver Specifications for Stratix V GX and GS Devices” table.</li> <li>■ Added a note to the “Minimum differential eye opening at receiver serial input pins” specification in the “Transceiver Specifications for Stratix V GX and GS Devices” table.</li> <li>■ Changed the <math>t_{CO}</math> maximum value in the “AS Timing Parameters for AS ‘1 and AS ‘4 Configurations in Stratix V Devices” table.</li> <li>■ Removed the CDR ppm tolerance specification from the “Transceiver Specifications for Stratix V GX and GS Devices” table.</li> </ul>                           |