



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 158500  |
| Number of Logic Elements/Cells | 420000  |
| Total RAM Bits                 | 37888000  |
| Number of I/O                  | 552   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 1152-BBGA, FCBGA  |
| Supplier Device Package        | 1152-FBGA (35x35)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxea4h2f35c2ln |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Recommended Operating Conditions**

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

| Symbol                           | Description  | Condition  | Min <sup>(4)</sup> | Тур  | Max <sup>(4)</sup> | Unit |
|----------------------------------|--|------------|--------------------|------|--------------------|------|
|                                  | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)                  | _          | 0.87               | 0.9  | 0.93               | V    |
| V <sub>CC</sub>                  | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) (3) | _          | 0.82               | 0.85 | 0.88               | V    |
| V <sub>CCPT</sub>                | Power supply for programmable power technology   | _          | 1.45               | 1.50 | 1.55               | V    |
| V <sub>CC_AUX</sub>              | Auxiliary supply for the programmable power technology   | _          | 2.375              | 2.5  | 2.625              | V    |
| V (1)                            | I/O pre-driver (3.0 V) power supply  |            | 2.85               | 3.0  | 3.15               | V    |
| V <sub>CCPD</sub> <sup>(1)</sup> | I/O pre-driver (2.5 V) power supply  |            | 2.375              | 2.5  | 2.625              | V    |
|                                  | I/O buffers (3.0 V) power supply   | _          | 2.85               | 3.0  | 3.15               | ٧    |
|                                  | I/O buffers (2.5 V) power supply   | _          | 2.375              | 2.5  | 2.625              | V    |
|                                  | I/O buffers (1.8 V) power supply   | _          | 1.71               | 1.8  | 1.89               | ٧    |
| $V_{CCIO}$                       | I/O buffers (1.5 V) power supply   | _          | 1.425              | 1.5  | 1.575              | V    |
|                                  | I/O buffers (1.35 V) power supply  |            | 1.283              | 1.35 | 1.45               | V    |
|                                  | I/O buffers (1.25 V) power supply  |            | 1.19               | 1.25 | 1.31               | V    |
|                                  | I/O buffers (1.2 V) power supply   | _          | 1.14               | 1.2  | 1.26               | V    |
|                                  | Configuration pins (3.0 V) power supply  |            | 2.85               | 3.0  | 3.15               | V    |
| $V_{CCPGM}$                      | Configuration pins (2.5 V) power supply  | _          | 2.375              | 2.5  | 2.625              | V    |
|                                  | Configuration pins (1.8 V) power supply  | _          | 1.71               | 1.8  | 1.89               | V    |
| V <sub>CCA_FPLL</sub>            | PLL analog voltage regulator power supply  |            | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCD_FPLL</sub>            | PLL digital voltage regulator power supply   |            | 1.45               | 1.5  | 1.55               | V    |
| V <sub>CCBAT</sub> (2)           | Battery back-up power supply (For design security volatile key register)                               | _          | 1.2                | _    | 3.0                | V    |
| V <sub>I</sub>                   | DC input voltage   | _          | -0.5               | _    | 3.6                | V    |
| V <sub>0</sub>                   | Output voltage   | _          | 0                  | _    | V <sub>CCIO</sub>  | V    |
| т.                               | Operating junction temperature   | Commercial | 0                  | _    | 85                 | °C   |
| T <sub>J</sub>                   | Operating junction temperature   | Industrial | -40                | _    | 100                | °C   |

### I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

Table 9. I/O Pin Leakage Current for Stratix V Devices (1)

| Symbol          | Description        | Conditions                                 | Min | Тур | Max | Unit |
|-----------------|--------------------|--|-----|-----|-----|------|
| I               | Input pin          | $V_I = 0 V to V_{CCIOMAX}$                 | -30 | _   | 30  | μΑ   |
| I <sub>OZ</sub> | Tri-stated I/O pin | $V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$ | -30 | _   | 30  | μΑ   |

#### Note to Table 9:

(1) If  $V_0 = V_{CCIO}$  to  $V_{CCIOMax}$ , 100  $\mu A$  of leakage current per I/O is expected.

### **Bus Hold Specifications**

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

|                               |                   |  |       |      |       |      | V     | CIO  |       |      |       |      |      |
|-------------------------------|-------------------|--|-------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter                     | Symbol            | Conditions                                     | 1.2 V |      | 1.5 V |      | 1.8 V |      | 2.5 V |      | 3.0 V |      | Unit |
|                               |                   |  | Min   | Max  |      |
| Low<br>sustaining<br>current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5  | _    | 25.0  | _    | 30.0  | _    | 50.0  | _    | 70.0  | _    | μА   |
| High<br>sustaining<br>current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | -22.5 | _    | -25.0 | _    | -30.0 | _    | -50.0 | —    | -70.0 |      | μА   |
| Low<br>overdrive<br>current   | I <sub>ODL</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _     | 120  | _     | 160  | _     | 200  | _     | 300  | _     | 500  | μА   |
| High<br>overdrive<br>current  | I <sub>ODH</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _     | -120 | _     | -160 | _     | -200 | _     | -300 | _     | -500 | μА   |
| Bus-hold<br>trip point        | V <sub>TRIP</sub> | _  | 0.45  | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

### **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 1 of 2)

|                     |   |  |            | Calibratio | n Accuracy     |       |      |
|---------------------|---|--|------------|------------|----------------|-------|------|
| Symbol              | Description   | Conditions                                       | <b>C</b> 1 | C2,I2      | C3,I3,<br>I3YY | C4,I4 | Unit |
| 25-Ω R <sub>S</sub> | Internal series termination with calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15   | %    |

|                      |  |                                   | Re  | esistance | Tolerance       | ,      |      |
|----------------------|--|-----------------------------------|-----|-----------|-----------------|--------|------|
| Symbol               | Description  | Conditions                        | C1  | C2,I2     | C3, I3,<br>I3YY | C4, I4 | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30 | ±30       | ±40             | ±40    | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35 | ±35       | ±50             | ±50    | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100-Ω setting)                      | V <sub>CCPD</sub> = 2.5 V         | ±25 | ±25       | ±25             | ±25    | %    |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

### Notes to Equation 1:

- (1) The  $R_{OCT}$  value shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power-up.
- (5) dR/dT is the percentage change of  $R_{SCAL}$  with temperature.
- (6) dR/dV is the percentage change of  $R_{SCAL}$  with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) (1)

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
|        |  | 3.0                   | 0.0297  |      |
|        | 007  | 2.5                   | 0.0344  |      |
| dR/dV  | OCT variation with voltage without recalibration | 1.8                   | 0.0499  | %/mV |
|        | Todanstation                                     | 1.5                   | 0.0744  |      |
|        |  | 1.2                   | 0.1241  |      |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

| I/O Standard        | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)        | V <sub>IH(D</sub>       | <sub>C)</sub> (V)        | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I <sub>ol</sub> (mA)   | l <sub>oh</sub> |
|---------------------|--------------------|---------------------------|-------------------------|--------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------------------------|-----------------|
| i/O Stanuaru        | Min                | Max                       | Min                     | Max                      | Max                        | Min                     | Max                        | Min                        | I <sub>OI</sub> (IIIA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1 | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 8                      | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> – 0.1    | V <sub>REF</sub> + 0.1  | _                        | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> – 0.4    | 16                     | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 8                      | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> – 0.08   | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCIO</sub> | 16                     | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> – 0.13   | V <sub>REF</sub> + 0.13 | _                        | V <sub>REF</sub> – 0.22    | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCIO</sub>  | _                      |                 |

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       | V <sub>SWIN</sub> | <sub>G(DC)</sub> (V)    |                              | V <sub>X(AC)</sub> (V) |                              | V <sub>SWING(</sub>                        | <sub>AC)</sub> (V)                            |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|------------------------------|------------------------|------------------------------|--|---|
| I/O Standard            | Min   | Тур                   | Max   | Min               | Max                     | Min                          | Тур                    | Max                          | Min  | Max   |
| SSTL-2 Class<br>I, II   | 2.375 | 2.5                   | 2.625 | 0.3               | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.2   | _                      | V <sub>CCIO</sub> /2 + 0.2   | 0.62                                       | V <sub>CCIO</sub> + 0.6                       |
| SSTL-18 Class<br>I, II  | 1.71  | 1.8                   | 1.89  | 0.25              | V <sub>CCIO</sub> + 0.6 | V <sub>CCIO</sub> /2 – 0.175 | _                      | V <sub>CCIO</sub> /2 + 0.175 | 0.5  | V <sub>CCIO</sub> + 0.6                       |
| SSTL-15 Class<br>I, II  | 1.425 | 1.5                   | 1.575 | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | _                      | V <sub>CCIO</sub> /2 + 0.15  | 0.35                                       | _   |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.45  | 0.2               | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.31  | 0.18              | (1)                     | V <sub>CCIO</sub> /2 – 0.15  | V <sub>CCIO</sub> /2   | V <sub>CCIO</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> - V <sub>REF</sub> ) | _   |
| SSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.18              | _                       | V <sub>REF</sub><br>-0.15    | V <sub>CCIO</sub> /2   | V <sub>REF</sub> + 0.15      | -0.30                                      | 0.30  |

### Note to Table 20:

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 1 of 2)

| I/O                    |       |     |       | V <sub>DIF(DC)</sub> (V) |     | V <sub>X(AC)</sub> (V) |     |      |      | V <sub>CM(DC)</sub> (V | V <sub>DIF(AC)</sub> (V) |     |     |
|------------------------|-------|-----|-------|--------------------------|-----|------------------------|-----|------|------|------------------------|--------------------------|-----|-----|
| Standard               | Min   | Тур | Max   | Min                      | Max | Min                    | Тур | Max  | Min  | Тур                    | Max                      | Min | Max |
| HSTL-18<br>Class I, II | 1.71  | 1.8 | 1.89  | 0.2                      | _   | 0.78                   | _   | 1.12 | 0.78 | _                      | 1.12                     | 0.4 | _   |
| HSTL-15<br>Class I, II | 1.425 | 1.5 | 1.575 | 0.2                      |     | 0.68                   | _   | 0.9  | 0.68 |                        | 0.9                      | 0.4 | _   |

<sup>(1)</sup> The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)})$  and  $V_{IL(DC)})$ .

Page 16 Electrical Characteristics

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

| I/O                    |      |     | V <sub>CCIO</sub> (V) V <sub>DIF(DC)</sub> (V) |      |                         |                                 | V <sub>X(AC)</sub> (V)    |                                 |                           | V <sub>CM(DC)</sub> (V    | )                         | V <sub>DIF(AC)</sub> (V) |                             |
|------------------------|------|-----|--|------|-------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|--------------------------|-----------------------------|
| Standard               | Min  | Тур | Max  | Min  | Max                     | Min                             | Тур                       | Max                             | Min                       | Тур                       | Max                       | Min                      | Max                         |
| HSTL-12<br>Class I, II | 1.14 | 1.2 | 1.26   | 0.16 | V <sub>CCIO</sub> + 0.3 | _                               | 0.5*<br>V <sub>CCIO</sub> | _                               | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.3                      | V <sub>CCIO</sub><br>+ 0.48 |
| HSUL-12                | 1.14 | 1.2 | 1.3  | 0.26 | 0.26                    | 0.5*V <sub>CCIO</sub><br>- 0.12 | 0.5*<br>V <sub>CCIO</sub> | 0.5*V <sub>CCIO</sub><br>+ 0.12 | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.44                     | 0.44                        |

Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O                          | Vc    | <sub>CIO</sub> (V) | (10)  |     | V <sub>ID</sub> (mV) <sup>(8)</sup> |     |      | $V_{ICM(DC)}$ (V)              |       | V <sub>o</sub> | <sub>D</sub> (V) ( | 6)  | V     | <sub>OCM</sub> (V) | (6)   |
|------------------------------|-------|--------------------|-------|-----|-------------------------------------|-----|------|--------------------------------|-------|----------------|--------------------|-----|-------|--------------------|-------|
| Standard                     | Min   | Тур                | Max   | Min | Condition                           | Max | Min  | Condition                      | Max   | Min            | Тур                | Max | Min   | Тур                | Max   |
| PCML                         | Trar  | nsmitte            |       |     |                                     |     |      | of the high-s<br>I/O pin speci |       |                |                    |     |       |                    | . For |
| 2.5 V                        | 2.375 | 2.5                | 2.625 | 100 | V <sub>CM</sub> =                   | _   | 0.05 | D <sub>MAX</sub> ≤ 700 Mbps    | 1.8   | 0.247          | _                  | 0.6 | 1.125 | 1.25               | 1.375 |
| LVDS (1)                     | 2.373 | 2.3                | 2.023 | 100 | 1.25 V                              |     | 1.05 | D <sub>MAX</sub> > 700 Mbps    | 1.55  | 0.247          | _                  | 0.6 | 1.125 | 1.25               | 1.375 |
| BLVDS (5)                    | 2.375 | 2.5                | 2.625 | 100 | _                                   | _   | _    | _                              | _     | _              | _                  | _   | _     | _                  | _     |
| RSDS<br>(HIO) <sup>(2)</sup> | 2.375 | 2.5                | 2.625 | 100 | V <sub>CM</sub> = 1.25 V            | _   | 0.3  | _                              | 1.4   | 0.1            | 0.2                | 0.6 | 0.5   | 1.2                | 1.4   |
| Mini-<br>LVDS<br>(HIO) (3)   | 2.375 | 2.5                | 2.625 | 200 | _                                   | 600 | 0.4  | _                              | 1.325 | 0.25           | _                  | 0.6 | 1     | 1.2                | 1.4   |
| LVPECL (4                    | _     | _                  | _     | 300 | _                                   | _   | 0.6  | D <sub>MAX</sub> ≤ 700 Mbps    | 1.8   | _              | _                  | _   | _     | _                  |       |
| ), (9)                       | _     | _                  | _     | 300 | _                                   | _   | 1    | D <sub>MAX</sub> > 700 Mbps    | 1.6   | _              | _                  | _   | _     | _                  | _     |

#### Notes to Table 22:

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{\text{ICM}}$ ,  $V_{\text{OD}}$ , and  $V_{\text{OCM}}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \le RL \le 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5  $\rm V.$

## **Power Consumption**

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus<sup>®</sup> II PowerPlay Power Analyzer feature.

Page 18 Switching Characteristics

## **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

## **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 1 of 7)

| Symbol/  | Conditions  | Trai  | nsceive<br>Grade | r Speed<br>1 | Trar     | sceive<br>Grade | r Speed<br>2      | Tran      | sceive<br>Grade | r Speed<br>3 | Unit    |
|--|---|-------|------------------|--------------|----------|-----------------|-------------------|-----------|-----------------|--------------|---------|
| Description  |   | Min   | Тур              | Max          | Min      | Тур             | Max               | Min       | Тур             | Max          |         |
| Reference Clock  |   |       |                  |              |          |                 |                   |           |                 |              |         |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                               | 1.2-V | PCML,            | 1.4-V PCM    | L, 1.5-V |                 | 2.5-V PCM<br>HCSL | IL, Diffe | rential         | LVPECL, L\   | DS, and |
| Sidiludius   | RX reference clock pin  |       |                  | 1.4-V PCMI   | _, 1.5-V | PCML,           | 2.5-V PCM         | L, LVPE   | CL, and         | d LVDS       |         |
| Input Reference<br>Clock Frequency<br>(CMU PLL) (8)            | _   | 40    | —                | 710          | 40       |                 | 710               | 40        | _               | 710          | MHz     |
| Input Reference<br>Clock Frequency<br>(ATX PLL) <sup>(8)</sup> | _   | 100   |                  | 710          | 100      |                 | 710               | 100       | _               | 710          | MHz     |
| Rise time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _     | _                | 400          | _        |                 | 400               | _         | _               | 400          | ne      |
| Fall time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | —     | —                | 400          | _        | _               | 400               | _         | _               | 400          | ps      |
| Duty cycle   | _   | 45    | _                | 55           | 45       | _               | 55                | 45        | _               | 55           | %       |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express®<br>(PCIe®)   | 30    | _                | 33           | 30       |                 | 33                | 30        | _               | 33           | kHz     |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 2 of 7)

| Symbol/   | Conditions   | Trai  | nsceive<br>Grade | r Speed<br>1          | Trai  | nsceive<br>Grade | r Speed<br>2          | Trai  | nsceive<br>Grade | r Speed<br>3          | Unit        |
|---|--|-------|------------------|-----------------------|-------|------------------|-----------------------|-------|------------------|-----------------------|-------------|
| Description   |  | Min   | Тур              | Max                   | Min   | Тур              | Max                   | Min   | Тур              | Max                   |             |
| Spread-spectrum<br>downspread                           | PCle   | _     | 0 to<br>-0.5     | _                     | _     | 0 to<br>-0.5     | _                     | _     | 0 to<br>-0.5     | _                     | %           |
| On-chip<br>termination<br>resistors (21)                | _  | _     | 100              | _                     | _     | 100              | _                     | _     | 100              | _                     | Ω           |
| Absolute V <sub>MAX</sub> <sup>(5)</sup>                | Dedicated<br>reference<br>clock pin                    | _     | _                | 1.6                   | _     | _                | 1.6                   | _     | _                | 1.6                   | V           |
|   | RX reference clock pin                                 |       | _                | 1.2                   | _     | _                | 1.2                   | _     | _                | 1.2                   |             |
| Absolute V <sub>MIN</sub>                               | _  | -0.4  |                  | _                     | -0.4  |                  | _                     | -0.4  | _                | _                     | V           |
| Peak-to-peak<br>differential input<br>voltage           | _  | 200   | _                | 1600                  | 200   | _                | 1600                  | 200   | _                | 1600                  | mV          |
| V <sub>ICM</sub> (AC                                    | Dedicated<br>reference<br>clock pin                    | 1050/ | 1000/90          | 00/850 <sup>(2)</sup> | 1050/ | 1000/90          | 00/850 <sup>(2)</sup> | 1050/ | 1000/9           | 00/850 <sup>(2)</sup> | mV          |
| coupled) <sup>(3)</sup>                                 | RX reference clock pin                                 | 1.    | .0/0.9/0         | .85 <sup>(4)</sup>    | 1.    | 0/0.9/0          | .85 <sup>(4)</sup>    | 1.    | 0/0.9/0          | .85 <sup>(4)</sup>    | V           |
| V <sub>ICM</sub> (DC coupled)                           | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250   | _                | 550                   | 250   | _                | 550                   | 250   | _                | 550                   | mV          |
|   | 100 Hz   | _     | _                | -70                   | _     | _                | -70                   | _     | _                | -70                   | dBc/Hz      |
| Transmitter   | 1 kHz  | _     | _                | -90                   | _     | _                | -90                   | _     | _                | -90                   | dBc/Hz      |
| REFCLK Phase<br>Noise                                   | 10 kHz   |       | _                | -100                  | _     | _                | -100                  | _     | _                | -100                  | dBc/Hz      |
| (622 MHz) <sup>(20)</sup>                               | 100 kHz  | _     | _                | -110                  | _     | _                | -110                  | _     | _                | -110                  | dBc/Hz      |
|   | ≥1 MHz   | _     | _                | -120                  |       | _                | -120                  |       | _                | -120                  | dBc/Hz      |
| Transmitter<br>REFCLK Phase<br>Jitter<br>(100 MHz) (17) | 10 kHz to<br>1.5 MHz<br>(PCle)                         | _     | _                | 3                     | _     | _                | 3                     | _     | _                | 3                     | ps<br>(rms) |
| R <sub>REF</sub> (19)                                   | _  | _     | 1800<br>±1%      | _                     | _     | 1800<br>±1%      | _                     | _     | 180<br>0<br>±1%  | _                     | Ω           |
| Transceiver Clock                                       | <u> </u>   |       |                  | _                     |       |                  | _                     |       |                  |                       |             |
| fixedclk clock frequency                                | PCIe<br>Receiver<br>Detect                             | _     | 100<br>or<br>125 | _                     | _     | 100<br>or<br>125 | _                     | _     | 100<br>or<br>125 | _                     | MHz         |

Page 20 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices  $^{(1)}$  (Part 3 of 7)

| Symbol/  | Conditions  | Trai | nsceive<br>Grade | r Speed<br>1 | Trai     | nsceive<br>Grade | r Speed<br>2 | Trar    | sceive<br>Grade | er Speed<br>e 3          | Unit |
|--|---|------|------------------|--------------|----------|------------------|--------------|---------|-----------------|--------------------------|------|
| Description  |   | Min  | Тур              | Max          | Min      | Тур              | Max          | Min     | Тур             | Max                      |      |
| Reconfiguration clock (mgmt_clk_clk) frequency   | _   | 100  | _                | 125          | 100      | _                | 125          | 100     | _               | 125                      | MHz  |
| Receiver   |   |      |                  |              |          |                  |              |         |                 |                          |      |
| Supported I/O<br>Standards   | _   |      |                  | 1.4-V PCMI   | L, 1.5-V | PCML,            | 2.5-V PCM    | L, LVPE | CL, and         | d LVDS                   |      |
| Data rate<br>(Standard PCS)  | _   | 600  | _                | 12200        | 600      | _                | 12200        | 600     | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS) (9), (23)   | _   | 600  | _                | 14100        | 600      | _                | 12500        | 600     | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(5)</sup>  | _   | _    | _                | 1.2          | _        | _                | 1.2          | _       | _               | 1.2                      | V    |
| Absolute V <sub>MIN</sub> for a receiver pin   | _   | -0.4 | _                | _            | -0.4     | _                | _            | -0.4    | _               | _                        | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage V <sub>ID</sub> (diff p-<br>p) before device<br>configuration (22) | _   | _    | _                | 1.6          | _        | _                | 1.6          | _       | _               | 1.6                      | V    |
| Maximum peak-  | $V_{CCR\_GXB} = 1.0 \text{ V}/1.05 \text{ V} $ $(V_{ICM} = 0.70 \text{ V})$ | _    | _                | 2.0          | _        | _                | 2.0          | _       | _               | 2.0                      | V    |
| differential input<br>voltage V <sub>ID</sub> (diff p-<br>p) after device<br>configuration (18),                             | $V_{CCR\_GXB} = 0.90 \text{ V}$ $(V_{ICM} = 0.6 \text{ V})$                 |      | _                | 2.4          | _        | _                | 2.4          | _       | _               | 2.4                      | V    |
| (22)   | $V_{CCR\_GXB} = 0.85 \text{ V}$ $(V_{ICM} = 0.6 \text{ V})$                 | _    | _                | 2.4          | _        | _                | 2.4          | _       | _               | 2.4                      | V    |
| Minimum differential eye opening at receiver serial input pins (6), (22), (27)   | _   | 85   | _                | _            | 85       | _                | _            | 85      | _               | _                        | mV   |

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

| Symbol/<br>Description     | Conditions | Trai | nsceive<br>Grade | r Speed<br>1 | Trar | sceive<br>Grade | r Speed<br>2 | Tran | Transceiver Speed<br>Grade 3 |     | Unit |
|----------------------------|------------|------|------------------|--------------|------|-----------------|--------------|------|------------------------------|-----|------|
| Description                |            | Min  | Тур              | Max          | Min  | Тур             | Max          | Min  | Тур                          | Max |      |
| t <sub>pll_lock</sub> (16) | _          |      | _                | 10           | _    | _               | 10           | _    | _                            | 10  | μs   |

#### Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the  $V_{CCR\_GXB}$  power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>I TD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll\ powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>nll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (19) For ES devices,  $R_{REF}$  is 2000  $\Omega$  ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

|                                   |                                  | ATX PLL                  |  |                                  | CMU PLL (2)              | )                       |                                  | fPLL                     |                               |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------|----------------------------------|--------------------------|-------------------------------|
| Clock Network                     | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span                                      | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span         | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span               |
| x1 <sup>(3)</sup>                 | 14.1                             | _                        | 6  | 12.5                             | _                        | 6                       | 3.125                            | _                        | 3                             |
| x6 <sup>(3)</sup>                 | _                                | 14.1                     | 6  | _                                | 12.5                     | 6                       | _                                | 3.125                    | 6                             |
| x6 PLL<br>Feedback <sup>(4)</sup> | _                                | 14.1                     | Side-<br>wide  | _                                | 12.5                     | Side-<br>wide           | _                                | _                        | _                             |
| xN (PCIe)                         | _                                | 8.0                      | 8  | _                                | 5.0                      | 8                       | _                                | _                        | _                             |
| xN (Native PHY IP)                | 8.0                              | 8.0                      | Up to 13<br>channels<br>above<br>and<br>below<br>PLL | 7.99                             | 7.99                     | Up to 13 channels above | 3.125                            | 3.125                    | Up to 13<br>channels<br>above |
| XIV (IVALIVE PRY IP)              | _                                | 8.01 to<br>9.8304        | Up to 7<br>channels<br>above<br>and<br>below<br>PLL  | 7.99                             | 7.99                     | and<br>below<br>PLL     | J. 125                           | 3.123                    | and<br>below<br>PLL           |

#### Notes to Table 24:

<sup>(1)</sup> Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

<sup>(2)</sup> ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

<sup>(3)</sup> Channel span is within a transceiver bank.

<sup>(4)</sup> Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Page 32 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)  $^{(1)}$ 

| Symbol/   | Conditions                       |     | Transceiver<br>Speed Grade |        |             | Transceive<br>peed Grade |        | Unit  |
|---|----------------------------------|-----|----------------------------|--------|-------------|--------------------------|--------|-------|
| Description   |                                  | Min | Тур                        | Max    | Min         | Тур                      | Max    |       |
| Differential on-chip termination resistors (7)            | GT channels                      | _   | 100                        | _      | _           | 100                      | _      | Ω     |
|   | 85-Ω setting                     | _   | 85 ± 30%                   | _      | _           | 85<br>± 30%              | _      | Ω     |
| Differential on-chip termination resistors                | 100-Ω<br>setting                 | _   | 100<br>± 30%               | _      | _           | 100<br>± 30%             | _      | Ω     |
| for GX channels (19)                                      | 120-Ω<br>setting                 | _   | 120<br>± 30%               | _      | _           | 120<br>± 30%             | _      | Ω     |
|   | 150-Ω<br>setting                 | _   | 150<br>± 30%               | _      | _           | 150<br>± 30%             | _      | Ω     |
| V <sub>ICM</sub> (AC coupled)                             | GT channels                      | _   | 650                        | _      | _           | 650                      | _      | mV    |
|   | VCCR_GXB =<br>0.85 V or<br>0.9 V | _   | 600                        | _      | _           | 600                      | _      | mV    |
| VICM (AC and DC coupled) for GX Channels                  | VCCR_GXB = 1.0 V full bandwidth  | _   | 700                        | _      | _           | 700                      | _      | mV    |
|   | VCCR_GXB = 1.0 V half bandwidth  | _   | 750                        | _      | _           | 750                      | _      | mV    |
| t <sub>LTR</sub> <sup>(9)</sup>                           | _                                | _   | _                          | 10     | _           | _                        | 10     | μs    |
| t <sub>LTD</sub> <sup>(10)</sup>                          | _                                | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTD_manual</sub> (11)                              |                                  | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTR_LTD_manual</sub> (12)                          |                                  | 15  | _                          | _      | 15          | _                        | _      | μs    |
| Run Length  | GT channels                      | _   | _                          | 72     | _           | _                        | 72     | CID   |
| nuii Leiigiii   | GX channels                      |     |                            |        | (8)         |                          |        |       |
| CDR PPM   | GT channels                      | _   | _                          | 1000   | _           | _                        | 1000   | ± PPM |
| ODITITIVI   | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable  | GT channels                      | _   | _                          | 14     | _           | _                        | 14     | dB    |
| equalization<br>(AC Gain) <sup>(5)</sup>                  | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable  | GT channels                      | _   | _                          | 7.5    | _           | _                        | 7.5    | dB    |
| DC gain <sup>(6)</sup>                                    | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Differential on-chip termination resistors <sup>(7)</sup> | GT channels                      |     | 100                        | _      | _           | 100                      | _      | Ω     |
| Transmitter   | · '                              |     | •                          |        |             | •                        | •      |       |
| Supported I/O<br>Standards                                | _                                |     |                            | 1.4-V  | and 1.5-V F | PCML                     |        |       |
| Data rate<br>(Standard PCS)                               | GX channels                      | 600 | _                          | 8500   | 600         | _                        | 8500   | Mbps  |
| Data rate<br>(10G PCS)                                    | GX channels                      | 600 | _                          | 12,500 | 600         |                          | 12,500 | Mbps  |

Figure 6 shows the Stratix V DC gain curves for GT channels.

### Figure 6. DC Gain Curves for GT Channels

### **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

Table 31. PLL Specifications for Stratix V Devices (Part 3 of 3)

|   | Symbol | Parameter  | Min    | Тур  | Max   | Unit |
|---|--------|--|--------|------|-------|------|
| f | RES    | Resolution of VCO frequency (f <sub>INPFD</sub> = 100 MHz) | 390625 | 5.96 | 0.023 | Hz   |

#### Notes to Table 31:

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O f<sub>MAX</sub> or f<sub>OUT</sub> of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (4)  $f_{REF}$  is fIN/N when N = 1.
- (5) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 44 on page 52.
- (6) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL: 0.59Mhz \le Upstream PLL BW < 1 MHz
  - b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 42 on page 50.
- (9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.
- (10) This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05 0.95 must be  $\geq$  1000 MHz, while  $f_{VCO}$  for fractional value range 0.20 0.80 must be  $\geq$  1200 MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The f<sub>VCO</sub> for fractional value range 0.05-0.95 must be ≥ 1000 MHz.
- (12) This specification only covered fractional PLL for low bandwidth. The f<sub>VCO</sub> for fractional value range 0.20-0.80 must be ≥ 1200 MHz.

### **DSP Block Specifications**

Table 32 lists the Stratix V DSP block performance specifications.

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 1 of 2)

|  |     |         | F          | Peformano | e                |     |     |      |
|--|-----|---------|------------|-----------|------------------|-----|-----|------|
| Mode   | C1  | C2, C2L | 12, 12L    | C3        | 13, 13L,<br>13YY | C4  | 14  | Unit |
|  |     | Modes ι | ısing one  | DSP       |                  |     |     |      |
| Three 9 x 9                                  | 600 | 600     | 600        | 480       | 480              | 420 | 420 | MHz  |
| One 18 x 18                                  | 600 | 600     | 600        | 480       | 480              | 420 | 400 | MHz  |
| Two partial 18 x 18 (or 16 x 16)             | 600 | 600     | 600        | 480       | 480              | 420 | 400 | MHz  |
| One 27 x 27                                  | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One 36 x 18                                  | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One sum of two 18 x 18(One sum of 2 16 x 16) | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One sum of square                            | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One 18 x 18 plus 36 (a x b) + c              | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
|  |     | Modes u | sing two I | OSPs      |                  |     |     | •    |
| Three 18 x 18                                | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One sum of four 18 x 18                      | 475 | 475     | 475        | 380       | 380              | 300 | 300 | MHz  |
| One sum of two 27 x 27                       | 465 | 465     | 450        | 380       | 380              | 300 | 290 | MHz  |
| One sum of two 36 x 18                       | 475 | 475     | 475        | 380       | 380              | 300 | 300 | MHz  |
| One complex 18 x 18                          | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One 36 x 36                                  | 475 | 475     | 475        | 380       | 380              | 300 | 300 | MHz  |

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 4 of 4)

| Cumbal                        | Conditions                                       |     | C1  |           | C2, | C2L, I | 2, I2L    | C3, | I3, I3I | ., I3YY   |     | C4,I | 4         | Unit     |
|-------------------------------|--|-----|-----|-----------|-----|--------|-----------|-----|---------|-----------|-----|------|-----------|----------|
| Symbol                        | Conuntions                                       | Min | Тур | Max       | Min | Тур    | Max       | Min | Тур     | Max       | Min | Тур  | Max       | Ullit    |
|                               | SERDES factor J<br>= 3 to 10                     | (6) | _   | (8)       | (6) |        | (8)       | (6) |         | (8)       | (6) | _    | (8)       | Mbps     |
| f <sub>HSDR</sub> (data rate) | SERDES factor J<br>= 2,<br>uses DDR<br>Registers | (6) |     | (7)       | (6) |        | (7)       | (6) |         | (7)       | (6) |      | (7)       | Mbps     |
|                               | SERDES factor J<br>= 1,<br>uses SDR<br>Register  | (6) | _   | (7)       | (6) | _      | (7)       | (6) | _       | (7)       | (6) | _    | (7)       | Mbps     |
| DPA Mode                      |  |     |     |           |     |        |           |     |         |           |     |      |           |          |
| DPA run<br>length             | _  |     | _   | 1000<br>0 |     |        | 1000<br>0 | _   |         | 1000<br>0 | _   | _    | 1000<br>0 | UI       |
| Soft CDR mode                 | •  |     |     |           |     |        |           |     |         |           |     |      |           |          |
| Soft-CDR<br>PPM<br>tolerance  | _  | _   | _   | 300       | _   | _      | 300       | _   | _       | 300       | _   | _    | 300       | ±<br>PPM |
| Non DPA Mode                  | ,  |     |     |           |     |        |           |     |         |           |     |      |           |          |
| Sampling<br>Window            | _  | _   | _   | 300       | _   |        | 300       | _   |         | 300       | _   | _    | 300       | ps       |

#### Notes to Table 36:

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F<sub>MAX</sub> specification is based on the fast clock used for serial data. The interface F<sub>MAX</sub> is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 2 of 2) (2), (3)

| Clock<br>Network | Parameter                    | Symbol                | C     | 1    | C2, C2L | , <b>I2</b> , <b>I2L</b> | C3, I3 | 3, I3L,<br>YY | C4  | ,14 | Unit |
|------------------|------------------------------|-----------------------|-------|------|---------|--------------------------|--------|---------------|-----|-----|------|
| NEIWUIK          |                              |                       | Min   | Max  | Min     | Max                      | Min    | Max           | Min | Max |      |
|                  | Clock period jitter          | t <sub>JIT(per)</sub> | -25   | 25   | -25     | 25                       | -30    | 30            | -35 | 35  | ps   |
| PHY<br>Clock     | Cycle-to-cycle period jitter | t <sub>JIT(cc)</sub>  | -50   | 50   | -50     | 50                       | -60    | 60            | -70 | 70  | ps   |
|                  | Duty cycle jitter            | $t_{JIT(duty)}$       | -37.5 | 37.5 | -37.5   | 37.5                     | -45    | 45            | -56 | 56  | ps   |

#### Notes to Table 42:

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

### **OCT Calibration Block Specifications**


Table 43 lists the OCT calibration block specifications for Stratix V devices.

Table 43. OCT Calibration Block Specifications for Stratix V Devices

| Symbol                | Description  | Min | Тур  | Max | Unit   |
|-----------------------|--|-----|------|-----|--------|
| OCTUSRCLK             | Clock required by the OCT calibration blocks   | _   | _    | 20  | MHz    |
| T <sub>OCTCAL</sub>   | Number of OCTUSRCLK clock cycles required for OCT $\ensuremath{R}_{\ensuremath{S}}/\ensuremath{R}_{\ensuremath{T}}$ calibration  |     | 1000 | _   | Cycles |
| T <sub>OCTSHIFT</sub> | Number of OCTUSRCLK clock cycles required for the OCT code to shift out  |     | 32   | _   | Cycles |
| T <sub>RS_RT</sub>    | Time required between the $\mathtt{dyn\_term\_ctrl}$ and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | _   | 2.5  | _   | ns     |

Figure 10 shows the timing diagram for the oe and dyn term ctrl signals.

Figure 10. Timing Diagram for oe and dyn\_term\_ctrl Signals



Page 52 Configuration Specification

### **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C1  |     | C2, C2 | C2, C2L, I2, I2L C3, I3, I3L, I3YY C4,I4 |     | C2, C2L, I2, I2L |     |     |   | 1,14 | Unit |
|-------------------|-----|-----|--------|--|-----|------------------|-----|-----|---|------|------|
| -                 | Min | Max | Min    | Max                                      | Min | Max              | Min | Max |   |      |      |
| Output Duty Cycle | 45  | 55  | 45     | 55                                       | 45  | 55               | 45  | 55  | % |      |      |

#### Note to Table 44:

## **Configuration Specification**

## **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

#### Note to Table 45:

## **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description              | Min | Max | Unit |
|-------------------------|--------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period (2)     | 30  | _   | ns   |
| t <sub>JCP</sub>        | TCK clock period (2)     | 167 | _   | ns   |
| t <sub>JCH</sub>        | TCK clock high time (2)  | 14  | _   | ns   |
| t <sub>JCL</sub>        | TCK clock low time (2)   | 14  | _   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time | 2   | _   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time | 3   | _   | ns   |

<sup>(1)</sup> The DCD numbers do not cover the core clock network.

<sup>(1)</sup> You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Configuration Specification Page 55

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

|         | Mombou         |       | Active Serial (1) | 1                      | Fast Passive Parallel (2) |            |                        |  |
|---------|----------------|-------|-------------------|------------------------|---------------------------|------------|------------------------|--|
| Variant | Member<br>Code | Width | DCLK (MHz)        | Min Config<br>Time (s) | Width                     | DCLK (MHz) | Min Config<br>Time (s) |  |
|         | D3             | 4     | 100               | 0.344                  | 32                        | 100        | 0.043                  |  |
|         | D4             | 4     | 100               | 0.534                  | 32                        | 100        | 0.067                  |  |
| GS      |                | 4     | 100               | 0.344                  | 32                        | 100        | 0.043                  |  |
| นอ      | D5             | 4     | 100               | 0.534                  | 32                        | 100        | 0.067                  |  |
|         | D6             | 4     | 100               | 0.741                  | 32                        | 100        | 0.093                  |  |
|         | D8             | 4     | 100               | 0.741                  | 32                        | 100        | 0.093                  |  |
| E       | E9             | 4     | 100               | 0.857                  | 32                        | 100        | 0.107                  |  |
| _       | EB             | 4     | 100               | 0.857                  | 32                        | 100        | 0.107                  |  |

### Notes to Table 48:

## **Fast Passive Parallel Configuration Timing**

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

### DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA[] ratio for each combination.

Table 49. DCLK-to-DATA[] Ratio (1) (Part 1 of 2)

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |
|-------------------------|---------------|-----------------|-------------------------|
|                         | Disabled      | Disabled        | 1                       |
| FPP ×8                  | Disabled      | Enabled         | 1                       |
| IFF X0                  | Enabled       | Disabled        | 2                       |
|                         | Enabled       | Enabled         | 2                       |
|                         | Disabled      | Disabled        | 1                       |
| FPP ×16                 | Disabled      | Enabled         | 2                       |
|                         | Enabled       | Disabled        | 4                       |
|                         | Enabled       | Enabled         | 4                       |

<sup>(1)</sup> DCLK frequency of 100 MHz using external CLKUSR.

<sup>(2)</sup> Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Page 60 Configuration Specification

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is more than 1.

Table 51. FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1  $^{(1)}$ 

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |
|------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>     | nconfig low to conf_done low                      | _  | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nconfig low to nstatus low                        | _  | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | _                    | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2ST1</sub>    | nconfig high to nstatus high                      | _  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> (5) | nconfig high to first rising edge on DCLK         | 1,506  | _                    | μS    |
| t <sub>ST2CK</sub> (5) | nstatus high to first rising edge of DCLK         | 2  | _                    | μS    |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | N-1/f <sub>DCLK</sub> <sup>(5)</sup>                             | _                    | S     |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$  | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$  | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |
| f                      | DCLK frequency (FPP ×8/×16)                       | _  | 125                  | MHz   |
| f <sub>MAX</sub>       | DCLK frequency (FPP ×32)                          | _  | 100                  | MHz   |
| t <sub>R</sub>         | Input rise time                                   | _  | 40                   | ns    |
| t <sub>F</sub>         | Input fall time                                   | _  | 40                   | ns    |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (3)                   | 175  | 437                  | μS    |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | 4 × maximum  DCLK period   | _                    | _     |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> +<br>(8576 × CLKUSR<br>period) <sup>(4)</sup> | _                    | _     |

#### Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nconfig or nstatus low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the DCLK-to-DATA ratio and  $f_{DCLK}$  is the DCLK frequency the system is operating.
- (6) If nstatus is monitored, follow the  $t_{status}$  specification. If nstatus is not monitored, follow the  $t_{cfack}$  specification.

Page 64 I/O Timing

## **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 56. Remote System Upgrade Circuitry Timing Specifications** 

| Parameter                    | Minimum | Maximum | Unit |
|------------------------------|---------|---------|------|
| t <sub>RU_nCONFIG</sub> (1)  | 250     | _       | ns   |
| t <sub>RU_nRSTIMER</sub> (2) | 250     | _       | ns   |

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

Table 57. 12.5-MHz Internal Oscillator Specifications

| Minimum | Typical | Maximum | Units |  |  |
|---------|---------|---------|-------|--|--|
| 5.3     | 7.9     | 12.5    | MHz   |  |  |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

| Doromotor     | Avoilable             | Min           | n Fast Model |            |       | Slow Model |       |       |       |             |       |      |
|---------------|-----------------------|---------------|--------------|------------|-------|------------|-------|-------|-------|-------------|-------|------|
| Parameter (1) | Available<br>Settings | Offset<br>(2) | Industrial   | Commercial | C1    | C2         | C3    | C4    | 12    | 13,<br>13YY | 14    | Unit |
| D1            | 64                    | 0             | 0.464        | 0.493      | 0.838 | 0.838      | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D2            | 32                    | 0             | 0.230        | 0.244      | 0.415 | 0.415      | 0.459 | 0.503 | 0.417 | 0.456       | 0.500 | ns   |

Page 70 Document Revision History

Table 61. Document Revision History (Part 2 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
|               |         | ■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1.  |
|               |         | ■ Added the I3YY speed grade to the V <sub>CC</sub> description in Table 6.   |
|               |         | ■ Added the I3YY speed grade to V <sub>CCHIP_L</sub> , V <sub>CCHIP_R</sub> , V <sub>CCHSSI_L</sub> , and V <sub>CCHSSI_R</sub> descriptions in Table 7.  |
|               |         | ■ Added 240-Ω to Table 11.  |
|               |         | ■ Changed CDR PPM tolerance in Table 23.  |
|               |         | ■ Added additional max data rate for fPLL in Table 23.  |
|               |         | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25.  |
|               |         | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26.  |
|               |         | ■ Changed CDR PPM tolerance in Table 28.  |
|               |         | ■ Added additional max data rate for fPLL in Table 28.  |
|               |         | ■ Changed the mode descriptions for MLAB and M20K in Table 33.  |
|               |         | ■ Changed the Max value of f <sub>HSCLK_OUT</sub> for the C2, C2L, I2, I2L speed grades in Table 36.  |
| November 2014 | 3.3     | ■ Changed the frequency ranges for C1 and C2 in Table 39.   |
|               |         | ■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47.  |
|               |         | ■ Added note about nSTATUS to Table 50, Table 51, Table 54.   |
|               |         | ■ Changed the available settings in Table 58.   |
|               |         | ■ Changed the note in "Periphery Performance".  |
|               |         | ■ Updated the "I/O Standard Specifications" section.  |
|               |         | ■ Updated the "Raw Binary File Size" section.   |
|               |         | ■ Updated the receiver voltage input range in Table 22.   |
|               |         | ■ Updated the max frequency for the LVDS clock network in Table 36.   |
|               |         | ■ Updated the DCLK note to Figure 11.   |
|               |         | ■ Updated Table 23 VO <sub>CM</sub> (DC Coupled) condition.   |
|               |         | ■ Updated Table 6 and Table 7.  |
|               |         | ■ Added the DCLK specification to Table 55.   |
|               |         | ■ Updated the notes for Table 47.   |
|               |         | ■ Updated the list of parameters for Table 56.  |
| November 2013 | 3.2     | ■ Updated Table 28  |
| November 2013 | 3.1     | ■ Updated Table 33  |
| November 2013 | 3.0     | ■ Updated Table 23 and Table 28   |
| October 2013  | 2.9     | ■ Updated the "Transceiver Characterization" section  |
| 0             |         | ■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59 |
| October 2013  | 2.8     | ■ Added Figure 1 and Figure 3   |
|               |         | ■ Added the "Transceiver Characterization" section  |
|               |         | ■ Removed all "Preliminary" designations.   |