



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 158500   |
| Number of Logic Elements/Cells | 420000   |
| Total RAM Bits                 | 37888000   |
| Number of I/O                  | 552  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.82V ~ 0.88V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1152-BBGA, FCBGA   |
| Supplier Device Package        | 1152-FBGA (35x35)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxea4h2f35i3l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 2 Electrical Characteristics

Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering (1), (2), (3) (Part 2 of 2)

| Transceiver Speed        | Core Speed Grade |         |     |     |         |         |                    |     |  |  |
|--------------------------|------------------|---------|-----|-----|---------|---------|--------------------|-----|--|--|
| Grade                    | C1               | C2, C2L | C3  | C4  | 12, 12L | 13, 13L | I3YY               | 14  |  |  |
| 3<br>GX channel—8.5 Gbps | _                | Yes     | Yes | Yes | _       | Yes     | Yes <sup>(4)</sup> | Yes |  |  |

### Notes to Table 1:

- (1) C = Commercial temperature grade; I = Industrial temperature grade.
- (2) Lower number refers to faster speed grade.
- (3) C2L, I2L, and I3L speed grades are for low-power devices.
- (4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices.

Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering (1), (2)

| Transacius Snood Crada                             |     | Core Speed Grade |     |     |  |  |  |  |  |  |
|--|-----|------------------|-----|-----|--|--|--|--|--|--|
| Transceiver Speed Grade                            | C1  | C2               | 12  | 13  |  |  |  |  |  |  |
| 2<br>GX channel—12.5 Gbps<br>GT channel—28.05 Gbps | Yes | Yes              | _   | _   |  |  |  |  |  |  |
| 3<br>GX channel—12.5 Gbps<br>GT channel—25.78 Gbps | Yes | Yes              | Yes | Yes |  |  |  |  |  |  |

#### Notes to Table 2:

- (1) C = Commercial temperature grade; I = Industrial temperature grade.
- (2) Lower number refers to faster speed grade.

## **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 1 of 2)

| Symbol              | Description  | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V <sub>CC</sub>     | Power supply for core voltage and periphery circuitry                  | -0.5    | 1.35    | V    |
| V <sub>CCPT</sub>   | Power supply for programmable power technology                         | -0.5    | 1.8     | V    |
| V <sub>CCPGM</sub>  | Power supply for configuration pins                                    | -0.5    | 3.9     | V    |
| V <sub>CC_AUX</sub> | Auxiliary supply for the programmable power technology                 | -0.5    | 3.4     | V    |
| V <sub>CCBAT</sub>  | Battery back-up power supply for design security volatile key register | -0.5    | 3.9     | V    |
| V <sub>CCPD</sub>   | I/O pre-driver power supply  | -0.5    | 3.9     | V    |
| V <sub>CCIO</sub>   | I/O power supply   | -0.5    | 3.9     | V    |


Page 4 Electrical Characteristics

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

**Table 5. Maximum Allowed Overshoot During Transitions** 

| Symbol  | Description      | Condition (V) | Overshoot Duration as %<br>@ T <sub>J</sub> = 100°C | Unit |
|---------|------------------|---------------|---|------|
|         |                  | 3.8           | 100   | %    |
|         |                  | 3.85          | 64  | %    |
|         |                  | 3.9           | 36  | %    |
|         |                  | 3.95          | 21  | %    |
| Vi (AC) | AC input voltage | 4             | 12  | %    |
|         |                  | 4.05          | 7   | %    |
|         |                  | 4.1           | 4   | %    |
|         |                  | 4.15          | 2   | %    |
|         |                  | 4.2           | 1   | %    |

Figure 1. Stratix V Device Overshoot Duration



Electrical Characteristics Page 5

## **Recommended Operating Conditions**

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

| Symbol                           | Description  | Condition  | Min <sup>(4)</sup> | Тур  | Max <sup>(4)</sup> | Unit |
|----------------------------------|--|------------|--------------------|------|--------------------|------|
|                                  | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)                  | _          | 0.87               | 0.9  | 0.93               | V    |
| V <sub>CC</sub>                  | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) (3) | _          | 0.82               | 0.85 | 0.88               | V    |
| V <sub>CCPT</sub>                | Power supply for programmable power technology   | _          | 1.45               | 1.50 | 1.55               | V    |
| V <sub>CC_AUX</sub>              | Auxiliary supply for the programmable power technology   | _          | 2.375              | 2.5  | 2.625              | V    |
| V (1)                            | I/O pre-driver (3.0 V) power supply  |            | 2.85               | 3.0  | 3.15               | V    |
| V <sub>CCPD</sub> <sup>(1)</sup> | I/O pre-driver (2.5 V) power supply  |            | 2.375              | 2.5  | 2.625              | V    |
|                                  | I/O buffers (3.0 V) power supply   | _          | 2.85               | 3.0  | 3.15               | ٧    |
|                                  | I/O buffers (2.5 V) power supply   | _          | 2.375              | 2.5  | 2.625              | V    |
|                                  | I/O buffers (1.8 V) power supply   | _          | 1.71               | 1.8  | 1.89               | ٧    |
| $V_{CCIO}$                       | I/O buffers (1.5 V) power supply   | _          | 1.425              | 1.5  | 1.575              | V    |
|                                  | I/O buffers (1.35 V) power supply  |            | 1.283              | 1.35 | 1.45               | V    |
|                                  | I/O buffers (1.25 V) power supply  |            | 1.19               | 1.25 | 1.31               | V    |
|                                  | I/O buffers (1.2 V) power supply   | _          | 1.14               | 1.2  | 1.26               | V    |
|                                  | Configuration pins (3.0 V) power supply  |            | 2.85               | 3.0  | 3.15               | V    |
| $V_{CCPGM}$                      | Configuration pins (2.5 V) power supply  | _          | 2.375              | 2.5  | 2.625              | V    |
|                                  | Configuration pins (1.8 V) power supply  | _          | 1.71               | 1.8  | 1.89               | V    |
| V <sub>CCA_FPLL</sub>            | PLL analog voltage regulator power supply  |            | 2.375              | 2.5  | 2.625              | V    |
| V <sub>CCD_FPLL</sub>            | PLL digital voltage regulator power supply   |            | 1.45               | 1.5  | 1.55               | V    |
| V <sub>CCBAT</sub> (2)           | Battery back-up power supply (For design security volatile key register)                               | _          | 1.2                | _    | 3.0                | V    |
| V <sub>I</sub>                   | DC input voltage   | _          | -0.5               | _    | 3.6                | V    |
| V <sub>0</sub>                   | Output voltage   | _          | 0                  | _    | V <sub>CCIO</sub>  | V    |
| т.                               | Operating junction temperature   | Commercial | 0                  | _    | 85                 | °C   |
| T <sub>J</sub>                   | Operating junction temperature   | Industrial | -40                | _    | 100                | °C   |

Electrical Characteristics Page 7

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)

| Symbol                | Description  | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCR_GXBR</sub> | Receiver analog power supply (right side)                    | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | neceiver analog power supply (right side)                    | ux, us, u1 | 0.97                   | 1.0     | 1.03                   | v    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCR_GTBR</sub> | Receiver analog power supply for GT channels (right side)    | GT         | 1.02                   | 1.05    | 1.08                   | V    |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCT_GXBL</sub> | Transmitter analog newer cupply (left side)                  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | Transmitter analog power supply (left side)                  | ux, us, u1 | 0.97                   | 1.0     | 1.03                   | V    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCT_GXBR</sub> | Transmitter analog power supply (right side)                 | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | Transmitter analog power supply (right side)                 | ux, us, u1 | 0.97                   | 1.0     | 1.03                   | V    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCT_GTBR</sub> | Transmitter analog power supply for GT channels (right side) | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCL_GTBR</sub> | Transmitter clock network power supply                       | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCH_GXBL</sub> | Transmitter output buffer power supply (left side)           | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |
| V <sub>CCH_GXBR</sub> | Transmitter output buffer power supply (right side)          | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |

### Notes to Table 7:

<sup>(1)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

<sup>(2)</sup> Refer to Table 8 to select the correct power supply level for your design.

<sup>(3)</sup> When using ATX PLLs, the supply must be 3.0 V.

<sup>(4)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Page 14 Electrical Characteristics

Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Devices

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       |                             | V <sub>REF</sub> (V)    |                             |                             | V <sub>TT</sub> (V)        |                             |
|-------------------------|-------|-----------------------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|
| I/O Standard            | Min   | Тур                   | Max   | Min                         | Тур                     | Max                         | Min                         | Тур                        | Мах                         |
| SSTL-2<br>Class I, II   | 2.375 | 2.5                   | 2.625 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | V <sub>REF</sub> – 0.04     | $V_{REF}$                  | V <sub>REF</sub> + 0.04     |
| SSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.833                       | 0.9                     | 0.969                       | V <sub>REF</sub> – 0.04     | V <sub>REF</sub>           | V <sub>REF</sub> + 0.04     |
| SSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.418 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-12<br>Class I, II  | 1.14  | 1.20                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| HSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.85                        | 0.9                     | 0.95                        | _                           | V <sub>CCIO</sub> /2       | _                           |
| HSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.68                        | 0.75                    | 0.9                         | _                           | V <sub>CCIO</sub> /2       | _                           |
| HSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.47 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.53 *<br>V <sub>CCIO</sub> | _                           | V <sub>CCIO</sub> /2       | _                           |
| HSUL-12                 | 1.14  | 1.2                   | 1.3   | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | _                           | _                          | _                           |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 1 of 2)

| I/O Standard            | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)       | V <sub>IH(D</sub>        | <sub>C)</sub> (V)       | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V)  | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I (mA)               | l <sub>oh</sub> |
|-------------------------|--------------------|--------------------------|--------------------------|-------------------------|----------------------------|--------------------------|----------------------------|----------------------------|----------------------|-----------------|
| i/U Stanuaru            | Min                | Max                      | Min                      | Max                     | Max                        | Min                      | Max                        | Min                        | I <sub>ol</sub> (mA) | (mA)            |
| SSTL-2<br>Class I       | -0.3               | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> –<br>0.31 | V <sub>REF</sub> + 0.31  | V <sub>TT</sub> – 0.608    | V <sub>TT</sub> + 0.608    | 8.1                  | -8.1            |
| SSTL-2<br>Class II      | -0.3               | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> – 0.31    | V <sub>REF</sub> + 0.31  | V <sub>TT</sub> – 0.81     | V <sub>TT</sub> + 0.81     | 16.2                 | -16.2           |
| SSTL-18<br>Class I      | -0.3               | V <sub>REF</sub> – 0.125 | V <sub>REF</sub> + 0.125 | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> – 0.25    | V <sub>REF</sub> + 0.25  | V <sub>TT</sub> – 0.603    | V <sub>TT</sub> + 0.603    | 6.7                  | -6.7            |
| SSTL-18<br>Class II     | -0.3               | V <sub>REF</sub> – 0.125 | V <sub>REF</sub> + 0.125 | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> –<br>0.25 | V <sub>REF</sub> + 0.25  | 0.28                       | V <sub>CCIO</sub> - 0.28   | 13.4                 | -13.4           |
| SSTL-15<br>Class I      | _                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | _                       | V <sub>REF</sub> – 0.175   | V <sub>REF</sub> + 0.175 | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | 8                    | -8              |
| SSTL-15<br>Class II     | _                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | _                       | V <sub>REF</sub> – 0.175   | V <sub>REF</sub> + 0.175 | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | 16                   | -16             |
| SSTL-135<br>Class I, II | _                  | V <sub>REF</sub> – 0.09  | V <sub>REF</sub> + 0.09  | _                       | V <sub>REF</sub> –<br>0.16 | V <sub>REF</sub> + 0.16  | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | _                    | _               |
| SSTL-125<br>Class I, II | _                  | V <sub>REF</sub> – 0.85  | V <sub>REF</sub> + 0.85  | _                       | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15  | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | _                    | _               |
| SSTL-12<br>Class I, II  | _                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | _                       | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15  | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | _                    | _               |

Page 16 Electrical Characteristics

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

| I/O                    |      |     |      | V <sub>DIF(</sub> | <sub>DC)</sub> (V)      | V <sub>X(AC)</sub> (V)          |                           |                                 |                           | V <sub>CM(DC)</sub> (V    | )                         | V <sub>DIF(AC)</sub> (V) |                             |
|------------------------|------|-----|------|-------------------|-------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|--------------------------|-----------------------------|
| Standard               | Min  | Тур | Max  | Min               | Max                     | Min                             | Тур                       | Max                             | Min                       | Тур                       | Max                       | Min                      | Max                         |
| HSTL-12<br>Class I, II | 1.14 | 1.2 | 1.26 | 0.16              | V <sub>CCIO</sub> + 0.3 | _                               | 0.5*<br>V <sub>CCIO</sub> | _                               | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.3                      | V <sub>CCIO</sub><br>+ 0.48 |
| HSUL-12                | 1.14 | 1.2 | 1.3  | 0.26              | 0.26                    | 0.5*V <sub>CCIO</sub><br>- 0.12 | 0.5*<br>V <sub>CCIO</sub> | 0.5*V <sub>CCIO</sub><br>+ 0.12 | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.44                     | 0.44                        |

Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O                          | Vc    | <sub>CIO</sub> (V)   | (10)  |     | V <sub>ID</sub> (mV) <sup>(8)</sup> |     |      | $V_{ICM(DC)}$ (V)           |       | V <sub>o</sub> | <sub>D</sub> (V) ( | 6)  | V <sub>OCM</sub> (V) <sup>(6)</sup> |      |       |
|------------------------------|-------|--|-------|-----|-------------------------------------|-----|------|-----------------------------|-------|----------------|--------------------|-----|-------------------------------------|------|-------|
| Standard                     | Min   | Тур  | Max   | Min | Condition                           | Max | Min  | Condition                   | Max   | Min            | Тур                | Max | Min                                 | Тур  | Max   |
| PCML                         | Trar  | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 23 on page 18. |       |     |                                     |     |      |                             |       |                |                    |     |                                     |      |       |
| 2.5 V                        | 2.375 | 2.5  | 2.625 | 100 | V <sub>CM</sub> =                   | _   | 0.05 | D <sub>MAX</sub> ≤ 700 Mbps | 1.8   | 0.247          | _                  | 0.6 | 1.125                               | 1.25 | 1.375 |
| LVDS (1)                     | 2.373 | 2.3  | 2.023 | 100 | 1.25 V                              |     | 1.05 | D <sub>MAX</sub> > 700 Mbps | 1.55  | 0.247          | _                  | 0.6 | 1.125                               | 1.25 | 1.375 |
| BLVDS (5)                    | 2.375 | 2.5  | 2.625 | 100 | _                                   | _   | _    | _                           | _     | _              | _                  | _   | _                                   | _    | _     |
| RSDS<br>(HIO) <sup>(2)</sup> | 2.375 | 2.5  | 2.625 | 100 | V <sub>CM</sub> = 1.25 V            | _   | 0.3  | _                           | 1.4   | 0.1            | 0.2                | 0.6 | 0.5                                 | 1.2  | 1.4   |
| Mini-<br>LVDS<br>(HIO) (3)   | 2.375 | 2.5  | 2.625 | 200 | _                                   | 600 | 0.4  | _                           | 1.325 | 0.25           | _                  | 0.6 | 1                                   | 1.2  | 1.4   |
| LVPECL (4                    | _     | _  | _     | 300 | _                                   | _   | 0.6  | D <sub>MAX</sub> ≤ 700 Mbps | 1.8   | _              | _                  | _   | _                                   | _    |       |
| ), (9)                       | _     | _  | _     | 300 | _                                   | _   | 1    | D <sub>MAX</sub> > 700 Mbps | 1.6   | _              | _                  | _   | _                                   | _    | _     |

## Notes to Table 22:

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{\text{ICM}}$ ,  $V_{\text{OD}}$ , and  $V_{\text{OCM}}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \le RL \le 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5  $\rm V.$

# **Power Consumption**

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus<sup>®</sup> II PowerPlay Power Analyzer feature.

Electrical Characteristics Page 17



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 18 Switching Characteristics

# **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

# **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 1 of 7)

| Symbol/  | Conditions  | Trai  | nsceive<br>Grade                                     | r Speed<br>1 | Trar     | sceive<br>Grade | r Speed<br>2      | Tran      | sceive<br>Grade | r Speed<br>3 | Unit    |
|--|---|-------|--|--------------|----------|-----------------|-------------------|-----------|-----------------|--------------|---------|
| Description  |   | Min   | Тур  | Max          | Min      | Тур             | Max               | Min       | Тур             | Max          |         |
| Reference Clock  |   |       |  |              |          |                 |                   |           |                 |              |         |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                               | 1.2-V | PCML,  | 1.4-V PCM    | L, 1.5-V |                 | 2.5-V PCM<br>HCSL | IL, Diffe | rential         | LVPECL, L\   | DS, and |
| Sidiludius   | RX reference clock pin  |       | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |              |          |                 |                   |           |                 |              |         |
| Input Reference<br>Clock Frequency<br>(CMU PLL) (8)            | _   | 40    | —  | 710          | 40       |                 | 710               | 40        | _               | 710          | MHz     |
| Input Reference<br>Clock Frequency<br>(ATX PLL) <sup>(8)</sup> | _   | 100   |  | 710          | 100      |                 | 710               | 100       | _               | 710          | MHz     |
| Rise time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _     | _  | 400          | _        |                 | 400               | _         | _               | 400          | ne      |
| Fall time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | —     | —  | 400          | _        | _               | 400               | _         | _               | 400          | ps      |
| Duty cycle   | _   | 45    | _  | 55           | 45       | _               | 55                | 45        | _               | 55           | %       |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express®<br>(PCIe®)   | 30    | _  | 33           | 30       |                 | 33                | 30        | _               | 33           | kHz     |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 4 of 7)

| Symbol/   | Conditions  | Transceiver Speed<br>Grade 1 |                 | Transceiver Speed<br>Grade 2 |     | Transceiver Speed<br>Grade 3 |     |     | Unit            |     |    |
|---|---|------------------------------|-----------------|------------------------------|-----|------------------------------|-----|-----|-----------------|-----|----|
| Description   |   | Min                          | Тур             | Max                          | Min | Тур                          | Max | Min | Тур             | Max |    |
|   | 85– $\Omega$ setting  | _                            | 85 ±<br>30%     | _                            | _   | 85 ± 30%                     | _   | _   | 85 ±<br>30%     | _   | Ω  |
| Differential on-  | 100–Ω<br>setting  | _                            | 100<br>±<br>30% | _                            | _   | 100<br>±<br>30%              | _   | _   | 100<br>±<br>30% | _   | Ω  |
| chip termination resistors (21)                           | 120–Ω<br>setting  | _                            | 120<br>±<br>30% |                              | _   | 120<br>±<br>30%              |     | _   | 120<br>±<br>30% | _   | Ω  |
|   | 150-Ω<br>setting  | _                            | 150<br>±<br>30% | _                            | _   | 150<br>±<br>30%              | _   | _   | 150<br>±<br>30% | _   | Ω  |
| 0.85 \  | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V full bandwidth               | _                            | 600             | _                            | _   | 600                          | _   | _   | 600             | _   | mV |
|   | V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V half bandwidth               | _                            | 600             | _                            | _   | 600                          | _   | _   | 600             | _   | mV |
| coupled)  | V <sub>CCR_GXB</sub> = 1.0 V/1.05 V full bandwidth                  | _                            | 700             | _                            | _   | 700                          | _   | _   | 700             | _   | mV |
| V   | V <sub>CCR_GXB</sub> = 1.0 V half bandwidth                         | _                            | 750             | _                            | _   | 750                          | _   | _   | 750             | _   | mV |
| t <sub>LTR</sub> (11)                                     | _   | _                            | _               | 10                           | _   | _                            | 10  | _   | _               | 10  | μs |
| t <sub>LTD</sub> (12)                                     | _   | 4                            | _               |                              | 4   |                              |     | 4   |                 | _   | μs |
| t <sub>LTD_manual</sub> (13)                              | _   | 4                            | _               |                              | 4   | _                            |     | 4   | _               |     | μs |
| t <sub>LTR_LTD_manual</sub> (14)                          | _   | 15                           | _               | _                            | 15  |                              | _   | 15  |                 | _   | μs |
| Run Length  | _   |                              | _               | 200                          |     | _                            | 200 | _   |                 | 200 | UI |
| Programmable<br>equalization<br>(AC Gain) <sup>(10)</sup> | Full<br>bandwidth<br>(6.25 GHz)<br>Half<br>bandwidth<br>(3.125 GHz) | _                            | _               | 16                           | _   | _                            | 16  | _   | _               | 16  | dB |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

| Symbol/   | Conditions                                   | Transceiver Speed<br>Grade 1 |     | Transceiver Speed<br>Grade 2  |      | Tran | sceive<br>Grade               | er Speed<br>e 3 | Unit |                               |      |
|---|--|------------------------------|-----|-------------------------------|------|------|-------------------------------|-----------------|------|-------------------------------|------|
| Description   |  | Min                          | Тур | Max                           | Min  | Тур  | Max                           | Min             | Тур  | Max                           |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | ı                            | ı   | 500                           | _    | ı    | 500                           | _               | _    | 500                           | ps   |
| CMU PLL   |  |                              |     |                               |      |      |                               |                 |      |                               |      |
| Supported Data<br>Range   | _  | 600                          | _   | 12500                         | 600  | _    | 12500                         | 600             | _    | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1                            | _   | _                             | 1    | _    | _                             | 1               | _    | _                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  | _                            | _   | 10                            | _    | _    | 10                            | _               | _    | 10                            | μs   |
| ATX PLL   |  |                              |     |                               |      |      |                               |                 |      |                               |      |
|   | VCO<br>post-divider<br>L=2                   | 8000                         | _   | 14100                         | 8000 | _    | 12500                         | 8000            | _    | 8500/<br>10312.5<br>(24)      | Mbps |
| Currented Date  | L=4  | 4000                         | _   | 7050                          | 4000 | _    | 6600                          | 4000            |      | 6600                          | Mbps |
| Supported Data<br>Rate Range  | L=8  | 2000                         | _   | 3525                          | 2000 | _    | 3300                          | 2000            | _    | 3300                          | Mbps |
| Ç   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000                         | _   | 1762.5                        | 1000 | _    | 1762.5                        | 1000            | _    | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1                            | _   | _                             | 1    | _    | _                             | 1               | _    | _                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  |                              |     | 10                            | _    |      | 10                            | _               |      | 10                            | μs   |
| fPLL  |  |                              |     |                               |      |      |                               |                 |      |                               |      |
| Supported Data<br>Range   | _  | 600                          | _   | 3250/<br>3125 <sup>(25)</sup> | 600  | _    | 3250/<br>3125 <sup>(25)</sup> | 600             | _    | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1                            | _   | _                             | 1    | _    | _                             | 1               | _    |                               | μs   |

Figure 2 shows the differential transmitter output waveform.

Figure 2. Differential Transmitter Output Waveform




Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

Table 29 shows the  $\ensuremath{V_{\text{OD}}}$  settings for the GT channel.

Table 29. Typical  $\text{V}_{\text{0D}}$  Setting for GT Channel, TX Termination = 100  $\Omega$ 

| Symbol  | V <sub>op</sub> Setting | V <sub>op</sub> Value (mV) |
|---|-------------------------|----------------------------|
|   | 0                       | 0                          |
|   | 1                       | 200                        |
| <b>V</b> <sub>op</sub> differential peak to peak typical <sup>(1)</sup> | 2                       | 400                        |
| 400 miletelitial hear to hear thical (1)                                | 3                       | 600                        |
|   | 4                       | 800                        |
|   | 5                       | 1000                       |

## Note:

(1) Refer to Figure 4.

Page 38 Switching Characteristics

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

## **Core Performance Specifications**

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

## **Clock Tree Specifications**

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

|                              | Performance              |                          |        |      |  |  |
|------------------------------|--------------------------|--------------------------|--------|------|--|--|
| Symbol                       | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and<br>I3YY | C4, I4 | Unit |  |  |
| Global and<br>Regional Clock | 717                      | 650                      | 580    | MHz  |  |  |
| Periphery Clock              | 550                      | 500                      | 500    | MHz  |  |  |

## Note to Table 30:


(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

Table 38. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate  $\geq$  1.25 Gbps

| Jitter Fr | Sinusoidal Jitter (UI) |        |
|-----------|------------------------|--------|
| F1        | 10,000                 | 25.000 |
| F2        | 17,565                 | 25.000 |
| F3        | 1,493,000              | 0.350  |
| F4        | 50,000,000             | 0.350  |

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.

Figure 9. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate < 1.25 Gbps



## DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1      | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4   | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933          | 300-890           | 300-890 | MHz  |

## Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 1 of 2)

| Speed Grade      | Min | Max | Unit |
|------------------|-----|-----|------|
| C1               | 8   | 14  | ps   |
| C2, C2L, I2, I2L | 8   | 14  | ps   |
| C3,I3, I3L, I3YY | 8   | 15  | ps   |

Page 52 Configuration Specification

## **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C   | 1   | C2, C2 | L, I2, I2L |     | 3, I3L,<br>3YY | C4  | 1,14 | Unit |
|-------------------|-----|-----|--------|------------|-----|----------------|-----|------|------|
| -                 | Min | Max | Min    | Max        | Min | Max            | Min | Max  |      |
| Output Duty Cycle | 45  | 55  | 45     | 55         | 45  | 55             | 45  | 55   | %    |

### Note to Table 44:

# **Configuration Specification**

# **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

## Note to Table 45:

# **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description              | Min | Max | Unit |
|-------------------------|--------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period (2)     | 30  | _   | ns   |
| t <sub>JCP</sub>        | TCK clock period (2)     | 167 | _   | ns   |
| t <sub>JCH</sub>        | TCK clock high time (2)  | 14  | _   | ns   |
| t <sub>JCL</sub>        | TCK clock low time (2)   | 14  | _   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time | 2   | _   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time | 3   | _   | ns   |

<sup>(1)</sup> The DCD numbers do not cover the core clock network.

<sup>(1)</sup> You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Configuration Specification Page 53

| Table 46. | JTAG Timino | Parameters ar | nd Values | for Stratix V Devices |
|-----------|-------------|---------------|-----------|-----------------------|
|-----------|-------------|---------------|-----------|-----------------------|

| Symbol            | Description                              | Min | Max               | Unit |
|-------------------|--|-----|-------------------|------|
| t <sub>JPH</sub>  | JTAG port hold time                      | 5   | _                 | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                | _   | 11 <sup>(1)</sup> | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output | _   | 14 <sup>(1)</sup> | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance | _   | 14 <sup>(1)</sup> | ns   |

### Notes to Table 46:

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 12 ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
- (2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

# **Raw Binary File Size**

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family       | Device | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(4), (5)</sup> |
|--------------|--------|------------------------------|--------------------------------|--|
|              | 5SGXA3 | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                                    |
|              |        | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                                    |
|              | 5SGXA4 | _                            | 213,798,880                    | 563,672                                    |
|              | 5SGXA5 | _                            | 269,979,008                    | 562,392                                    |
|              | 5SGXA7 | _                            | 269,979,008                    | 562,392                                    |
| Stratix V GX | 5SGXA9 | _                            | 342,742,976                    | 700,888                                    |
|              | 5SGXAB | _                            | 342,742,976                    | 700,888                                    |
|              | 5SGXB5 | _                            | 270,528,640                    | 584,344                                    |
|              | 5SGXB6 | _                            | 270,528,640                    | 584,344                                    |
|              | 5SGXB9 | _                            | 342,742,976                    | 700,888                                    |
|              | 5SGXBB | _                            | 342,742,976                    | 700,888                                    |
| Ctuativ V CT | 5SGTC5 | _                            | 269,979,008                    | 562,392                                    |
| Stratix V GT | 5SGTC7 | _                            | 269,979,008                    | 562,392                                    |
|              | 5SGSD3 | <del>_</del>                 | 137,598,880                    | 564,504                                    |
|              | 5SGSD4 | F1517                        | 213,798,880                    | 563,672                                    |
| Ctrativ V CC |        | _                            | 137,598,880                    | 564,504                                    |
| Stratix V GS | 5SGSD5 | _                            | 213,798,880                    | 563,672                                    |
|              | 5SGSD6 | _                            | 293,441,888                    | 565,528                                    |
|              | 5SGSD8 | _                            | 293,441,888                    | 565,528                                    |

Page 62 Configuration Specification

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices (1), (2) (Part 2 of 2)

| Symbol              | Parameter   | Minimum   | Maximum | Units |
|---------------------|---|---|---------|-------|
| t <sub>CD2UM</sub>  | CONF_DONE high to user mode (3)                   | 175   | 437     | μS    |
| t <sub>CD2CU</sub>  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period   | _       | _     |
| t <sub>CD2UMC</sub> | CONF_DONE high to user mode with CLKUSR option on | $\begin{array}{c} t_{\text{CD2CU}} + (8576 \times \\ \text{CLKUSR period}) \end{array}$ | _       | _     |


#### Notes to Table 53:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- $(2) \quad t_{\text{CF2CD}}, t_{\text{CF2ST0}}, t_{\text{CFG}}, t_{\text{STATUS}}, \text{ and } t_{\text{CF2ST1}} \text{ timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63}.$
- (3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

# **Passive Serial Configuration Timing**

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform (1)



#### Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 66 Glossary

Table 60. Glossary (Part 2 of 4)

| Letter           | Subject                       | Definitions  |
|------------------|-------------------------------|--|
| G                |                               |  |
| Н                | _                             | <del>-</del>   |
| 1                |                               |  |
| J                | JTAG Timing<br>Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus).  JTAG Timing Specifications:  TMS  TDI  TCK  TJPSU  TJ |
| K<br>L<br>M<br>N | _                             |  |
| P                | PLL<br>Specifications         | Diagram of PLL Specifications (1)  CLKOUT Pins  Four Core Clock  Reconfigurable in User Mode  External Feedback  Note:  (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.   |
| Q                | _                             | <del>-</del>   |
| R                | R <sub>L</sub>                | Receiver differential input discrete resistor (external to the Stratix V device).  |
|                  | _ <u>-</u>                    | 1  |

Glossary Page 67

Table 60. Glossary (Part 3 of 4)

| Letter | Subject   | Definitions  |  |  |  |  |  |
|--------|---|--|--|--|--|--|--|
|        | SW (sampling window)                                  | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:  Bit Time  0.5 x TCCS RSKM Sampling Window (SW)  0.5 x TCCS   |  |  |  |  |  |
| S      | Single-ended<br>voltage<br>referenced I/O<br>standard | The JEDEC standard for <b>SSTL</b> and <b>HSTL</b> I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.  The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:  Single-Ended Voltage Referenced I/O Standard  Voh  Vih(DC)  Voh  Vih(DC)  Voh  Vih(DC)  Voh  Vik(AC)  Voh  Vik(AC) |  |  |  |  |  |
|        | t <sub>C</sub>  | High-speed receiver and transmitter input and output clock period.   |  |  |  |  |  |
| Т      | TCCS (channel-<br>to-channel-skew)                    | The timing difference between the fastest and slowest output edges, including t <sub>CO</sub> variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).   |  |  |  |  |  |
|        | t <sub>DUTY</sub>                                     | High-speed I/O block—Duty cycle on the high-speed transmitter output clock.  |  |  |  |  |  |
|        |   | Timing Unit Interval (TUI)  The timing budget allowed for skew, propagation delays, and the data sampling window.  (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_c/w)$   |  |  |  |  |  |
|        | t <sub>FALL</sub>                                     | Signal high-to-low transition time (80-20%)  Cycle-to-cycle jitter tolerance on the PLL clock input.   |  |  |  |  |  |
|        | t <sub>INCCJ</sub>                                    |  |  |  |  |  |  |
|        | t <sub>OUTPJ_IO</sub>                                 | Period jitter on the general purpose I/O driven by a PLL.  |  |  |  |  |  |
|        | t <sub>OUTPJ_DC</sub>                                 | Period jitter on the dedicated clock output driven by a PLL.   |  |  |  |  |  |
|        | t <sub>RISE</sub>                                     | Signal low-to-high transition time (20-80%)  |  |  |  |  |  |
| U      | _   | _  |  |  |  |  |  |

Page 72 Document Revision History