



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 185000   |
| Number of Logic Elements/Cells | 490000   |
| Total RAM Bits                 | 46080000   |
| Number of I/O                  | 552  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.87V ~ 0.93V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 1152-BBGA, FCBGA   |
| Supplier Device Package        | 1152-FBGA (35x35)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxea5h2f35c1n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 6 Electrical Characteristics

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

| Symbol            | Description             | Condition    | Min <sup>(4)</sup> | Тур | Max <sup>(4)</sup> | Unit |
|-------------------|-------------------------|--------------|--------------------|-----|--------------------|------|
| t <sub>RAMP</sub> | Power supply ramp time  | Standard POR | 200 μs             | _   | 100 ms             | _    |
|                   | Fower supply rainp line | Fast POR     | 200 μs             | _   | 4 ms               | _    |

#### Notes to Table 6:

- (1)  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.
- (2) If you do not use the design security feature in Stratix V devices, connect V<sub>CCBAT</sub> to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V<sub>CCBAT</sub>. Stratix V devices will not exit POR if V<sub>CCBAT</sub> stays at logic low.
- (3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.
- (4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol                | Description   | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|-----------------------|---|------------|------------------------|---------|------------------------|------|
| V <sub>CCA_GXBL</sub> | Transceiver channel PLL power supply (left  | GX, GS, GT | 2.85                   | 3.0     | 3.15                   | V    |
| (1), (3)              | side)   | ७४, ७७, ७१ | 2.375                  | 2.5     | 2.625                  | V    |
| V <sub>CCA_GXBR</sub> | Transceiver channel PLL power supply (right   | GX, GS     | 2.85                   | 3.0     | 3.15                   | V    |
| $(1), (\overline{3})$ | side)   | রম, রহ     | 2.375                  | 2.5     | 2.625                  | V    |
| V <sub>CCA_GTBR</sub> | Transceiver channel PLL power supply (right side)   | GT         | 2.85                   | 3.0     | 3.15                   | V    |
| V <sub>CCHIP_L</sub>  | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades)               | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                       | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCHIP_R</sub>  | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades)              | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
|                       | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                       | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades)                   | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| V <sub>CCHSSI_L</sub> | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)      | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                       | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades)                  | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| V <sub>CCHSSI_R</sub> | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades)     | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|                       |   |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCR_GXBL</sub> | Receiver analog power supply (left side)  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | Treceiver arialog power supply (left side)  |            | 0.97                   | 1.0     | 1.03                   | _ v  |
|                       |   |            | 1.03                   | 1.05    | 1.07                   |      |

Page 8 Electrical Characteristics

Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements** 

| Conditions   | ions Core Speed Grade VCCR_GXB & VCCT_GXB (2) |      | VCCA_GXB | VCCH_GXB | Unit |
|--|---|------|----------|----------|------|
| If BOTH of the following conditions are true:                      |   |      |          |          |      |
| ■ Data rate > 10.3 Gbps.   | All   | 1.05 |          |          |      |
| ■ DFE is used.   |   |      |          |          |      |
| If ANY of the following conditions are true <sup>(1)</sup> :       |   |      | 3.0      |          |      |
| ATX PLL is used.   |   |      |          |          |      |
| ■ Data rate > 6.5Gbps.   | All   | 1.0  |          |          |      |
| ■ DFE (data rate ≤<br>10.3 Gbps), AEQ, or<br>EyeQ feature is used. |   |      |          | 1.5      | V    |
| If ALL of the following  | C1, C2, I2, and I3YY                          | 0.90 | 2.5      |          |      |
| conditions are true:  ATX PLL is not used.                         |   |      |          |          |      |
| ■ Data rate ≤ 6.5Gbps.   | C2L, C3, C4, I2L, I3, I3L, and I4             | 0.85 | 2.5      |          |      |
| DFE, AEQ, and EyeQ are<br>not used.                                |   |      |          |          |      |

#### Notes to Table 8:

- (1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.
- (2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

### **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

### **Supply Current**

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 10 Electrical Characteristics

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)

|  |  |  |            | Calibratio | n Accuracy     |            |      |
|--|--|--|------------|------------|----------------|------------|------|
| Symbol   | Description  | Conditions                                       | C1         | C2,I2      | C3,I3,<br>I3YY | C4,I4      | Unit |
| 50-Ω R <sub>S</sub>  | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15        | %    |
| $34\text{-}\Omega$ and $40\text{-}\Omega$ $R_S$  | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25, 1.2 V    | ±15        | ±15        | ±15            | ±15        | %    |
| $48$ - $\Omega$ , $60$ - $\Omega$ , $80$ - $\Omega$ , and $240$ - $\Omega$ R <sub>S</sub>  | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)                  | V <sub>CCIO</sub> = 1.2 V                        | ±15        | ±15        | ±15            | ±15        | %    |
| 50-Ω R <sub>T</sub>  | Internal parallel termination with calibration (50-Ω setting)  | V <sub>CCIO</sub> = 2.5, 1.8,<br>1.5, 1.2 V      | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} 20\text{-}\Omega,30\text{-}\Omega,\\ 40\text{-}\Omega,60\text{-}\Omega,\\ \text{and}\\ 120\text{-}\OmegaR_T \end{array}$ | Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting) | V <sub>CCIO</sub> = 1.5, 1.35,<br>1.25 V         | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| 60- $\Omega$ and 120- $\Omega$ R <sub>T</sub>  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | V <sub>CCIO</sub> = 1.2                          | -10 to +40 | -10 to +40 | -10 to +40     | -10 to +40 | %    |
| $\begin{array}{c} \textbf{25-}\Omega \\ \textbf{R}_{S\_left\_shift} \end{array}$   | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)                               | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15        | %    |

### Note to Table 11:

Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT changes.

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)

|                             |  |                                   | Resistance Tolerance |       |                 |        |      |
|-----------------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|
| Symbol                      | Description  | Conditions                        | C1                   | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0 and 2.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |
| 25-Ω R <sub>S</sub>         | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35   | ±50             | ±50    | %    |

<sup>(1)</sup> OCT calibration accuracy is valid at the time of calibration only.

Electrical Characteristics Page 11

|                      |  |                                   | Resistance Tolerance |       |                 |        |      |  |
|----------------------|--|-----------------------------------|----------------------|-------|-----------------|--------|------|--|
| Symbol               | Description  | Conditions                        | C1                   | C2,I2 | C3, I3,<br>I3YY | C4, I4 | Unit |  |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8 and 1.5 V | ±30                  | ±30   | ±40             | ±40    | %    |  |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.2 V         | ±35                  | ±35   | ±50             | ±50    | %    |  |
| 100-Ω R <sub>D</sub> | Internal differential termination (100-Ω setting)                      | V <sub>CCPD</sub> = 2.5 V         | ±25                  | ±25   | ±25             | ±25    | %    |  |

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

### Notes to Equation 1:

- (1) The  $R_{OCT}$  value shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power-up.
- (5) dR/dT is the percentage change of  $R_{SCAL}$  with temperature.
- (6) dR/dV is the percentage change of  $R_{SCAL}$  with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 1 of 2) (1)

| Symbol | Description                                      | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
|        |  | 3.0                   | 0.0297  |      |
|        | OCT variation with voltage without recalibration | 2.5                   | 0.0344  |      |
| dR/dV  |  | 1.8                   | 0.0499  | %/mV |
|        | Todanstation                                     | 1.5                   | 0.0744  |      |
|        |  | 1.2                   | 0.1241  |      |

Electrical Characteristics Page 17



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 6 of 7)

| Symbol/<br>Description  | Conditions                                   | Trai | nsceive<br>Grade | r Speed<br>e 1                | Trar | sceive<br>Grade | r Speed<br>2                  | Transceiver Speed<br>Grade 3 |     |                               | Unit |
|---|--|------|------------------|-------------------------------|------|-----------------|-------------------------------|------------------------------|-----|-------------------------------|------|
| Description   |  | Min  | Тур              | Max                           | Min  | Тур             | Max                           | Min                          | Тур | Max                           | ]    |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | ı    | ı                | 500                           | _    | ı               | 500                           | _                            | _   | 500                           | ps   |
| CMU PLL   |  |      |                  |                               |      |                 |                               |                              |     |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 12500                         | 600  | _               | 12500                         | 600                          | _   | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1                            | _   | _                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  | _    | _                | 10                            | _    | _               | 10                            | _                            | _   | 10                            | μs   |
| ATX PLL   |  |      |                  |                               |      |                 |                               |                              |     |                               |      |
|   | VCO<br>post-divider<br>L=2                   | 8000 | _                | 14100                         | 8000 | _               | 12500                         | 8000                         | _   | 8500/<br>10312.5<br>(24)      | Mbps |
| Currented Date  | L=4  | 4000 | _                | 7050                          | 4000 | _               | 6600                          | 4000                         |     | 6600                          | Mbps |
| Supported Data<br>Rate Range  | L=8  | 2000 | _                | 3525                          | 2000 | _               | 3300                          | 2000                         | _   | 3300                          | Mbps |
| Ç   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000 | _                | 1762.5                        | 1000 | _               | 1762.5                        | 1000                         | _   | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1                            | _   | _                             | μs   |
| t <sub>pll_lock</sub> (16)  | _  |      |                  | 10                            | _    |                 | 10                            | _                            |     | 10                            | μs   |
| fPLL  |  |      |                  |                               |      |                 |                               |                              |     |                               |      |
| Supported Data<br>Range   | _  | 600  | _                | 3250/<br>3125 <sup>(25)</sup> | 600  | _               | 3250/<br>3125 <sup>(25)</sup> | 600                          | _   | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> (15)                                       | _  | 1    | _                | _                             | 1    | _               | _                             | 1                            | _   |                               | μs   |

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

| Symbol/<br>Description     | Conditions | Transceiver Speed<br>Grade 1 |     |     | Transceiver Speed Grade 2 Grade 3 |     |     | Unit |     |     |    |
|----------------------------|------------|------------------------------|-----|-----|-----------------------------------|-----|-----|------|-----|-----|----|
|                            |            | Min                          | Тур | Max | Min                               | Тур | Max | Min  | Тур | Max |    |
| t <sub>pll_lock</sub> (16) | _          | _                            | _   | 10  | _                                 | _   | 10  | _    | _   | 10  | μs |

#### Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the  $V_{CCR\_GXB}$  power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>I TD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll\ powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>nll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (19) For ES devices,  $R_{REF}$  is 2000  $\Omega$  ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

| Mode <sup>(2)</sup> | Transceiver | PMA Width                                | 64           | 40    | 40    | 40   | 32       | 32    |  |  |
|---------------------|-------------|--|--------------|-------|-------|------|----------|-------|--|--|
| Widue (2)           | Speed Grade | PCS Width                                | 64           | 66/67 | 50    | 40   | 64/66/67 | 32    |  |  |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 14.1         | 14.1  | 10.69 | 14.1 | 13.6     | 13.6  |  |  |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.5         | 12.5  | 10.69 | 12.5 | 12.5     | 12.5  |  |  |
|                     |             | C3, I3, I3L<br>core speed grade          | 12.5         | 12.5  | 10.69 | 12.5 | 10.88    | 10.88 |  |  |
| FIFO or<br>Register | 3           | C1, C2, C2L, I2, I2L<br>core speed grade |              |       |       |      |          |       |  |  |
|                     |             | C3, I3, I3L<br>core speed grade          | 8.5 Gbps     |       |       |      |          |       |  |  |
|                     |             | C4, I4<br>core speed grade               |              |       |       |      |          |       |  |  |
|                     |             | I3YY<br>core speed grade                 | 10.3125 Gbps |       |       |      |          |       |  |  |

#### Notes to Table 26:

<sup>(1)</sup> The maximum data rate is in Gbps.

<sup>(2)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Page 32 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)  $^{(1)}$ 

| Symbol/   | Conditions                       |                      | Transceiver<br>Speed Grade |        |     | Transceive<br>peed Grade |        | Unit  |
|---|----------------------------------|----------------------|----------------------------|--------|-----|--------------------------|--------|-------|
| Description   |                                  | Min                  | Тур                        | Max    | Min | Тур                      | Max    |       |
| Differential on-chip termination resistors (7)                        | GT channels                      | _                    | 100                        | _      | _   | 100                      | _      | Ω     |
|   | 85-Ω setting                     | _                    | 85 ± 30%                   | _      | _   | 85<br>± 30%              | _      | Ω     |
| Differential on-chip<br>termination resistors<br>for GX channels (19) | 100-Ω<br>setting                 | _                    | 100<br>± 30%               | _      | _   | 100<br>± 30%             | _      | Ω     |
|   | 120-Ω<br>setting                 | _                    | 120<br>± 30%               | _      | _   | 120<br>± 30%             | _      | Ω     |
|   | 150-Ω<br>setting                 | _                    | 150<br>± 30%               | _      | _   | 150<br>± 30%             | _      | Ω     |
| V <sub>ICM</sub> (AC coupled)   | GT channels                      | _                    | 650                        | _      | _   | 650                      | _      | mV    |
|   | VCCR_GXB =<br>0.85 V or<br>0.9 V | _                    | 600                        | _      | _   | 600                      | _      | mV    |
| VICM (AC and DC<br>coupled) for GX<br>Channels                        | VCCR_GXB = 1.0 V full bandwidth  | _                    | 700                        | _      | _   | 700                      | _      | mV    |
|   | VCCR_GXB = 1.0 V half bandwidth  | _                    | 750                        | _      | _   | 750                      | _      | mV    |
| t <sub>LTR</sub> <sup>(9)</sup>                                       | _                                | _                    | _                          | 10     | _   | _                        | 10     | μs    |
| t <sub>LTD</sub> <sup>(10)</sup>                                      | _                                | 4                    | _                          | _      | 4   | _                        | _      | μs    |
| t <sub>LTD_manual</sub> (11)  |                                  | 4                    | _                          | _      | 4   | _                        | _      | μs    |
| t <sub>LTR_LTD_manual</sub> (12)                                      |                                  | 15                   | _                          | _      | 15  | _                        | _      | μs    |
| Run Length  | GT channels                      | _                    | _                          | 72     | _   | _                        | 72     | CID   |
| nuii Leiigiii   | GX channels                      |                      |                            |        | (8) |                          |        |       |
| CDR PPM   | GT channels                      | _                    | _                          | 1000   | _   | _                        | 1000   | ± PPM |
| ODITITIVI   | GX channels                      |                      |                            |        | (8) |                          |        |       |
| Programmable  | GT channels                      | _                    | _                          | 14     | _   | _                        | 14     | dB    |
| equalization<br>(AC Gain) <sup>(5)</sup>                              | GX channels                      |                      |                            |        | (8) |                          |        |       |
| Programmable  | GT channels                      | _                    | _                          | 7.5    | _   |                          | 7.5    | dB    |
| DC gain <sup>(6)</sup>  | GX channels                      |                      |                            |        | (8) |                          |        |       |
| Differential on-chip termination resistors <sup>(7)</sup>             | GT channels                      |                      | 100                        | _      | _   | 100                      | _      | Ω     |
| Transmitter   | · '                              |                      | •                          |        |     | •                        | •      |       |
| Supported I/O<br>Standards  | _                                | 1.4-V and 1.5-V PCML |                            |        |     |                          |        |       |
| Data rate<br>(Standard PCS)   | GX channels                      | 600                  | _                          | 8500   | 600 | _                        | 8500   | Mbps  |
| Data rate<br>(10G PCS)  | GX channels                      | 600                  | _                          | 12,500 | 600 |                          | 12,500 | Mbps  |

Page 34 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (1)

| Symbol/<br>Description     | Conditions | e   |     | 2   | T<br>Sp | Unit |     |    |
|----------------------------|------------|-----|-----|-----|---------|------|-----|----|
| Description                |            | Min | Тур | Max | Min     | Тур  | Max |    |
| t <sub>pll_lock</sub> (14) | _          | _   | _   | 10  | _       | _    | 10  | μs |

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>LTB</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) tLTD is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (17) For ES devices, RREF is 2000  $\Omega$  ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Table 29 shows the  $\ensuremath{V_{\text{OD}}}$  settings for the GT channel.

Table 29. Typical  $\text{V}_{\text{0D}}$  Setting for GT Channel, TX Termination = 100  $\Omega$ 

| Symbol  | V <sub>op</sub> Setting | V <sub>op</sub> Value (mV) |
|---|-------------------------|----------------------------|
|   | 0                       | 0                          |
|   | 1                       | 200                        |
| V differential peak to peak tunical (1)                                 | 2                       | 400                        |
| <b>V</b> <sub>OD</sub> differential peak to peak typical <sup>(1)</sup> | 3                       | 600                        |
|   | 4                       | 800                        |
|   | 5                       | 1000                       |

### Note:

(1) Refer to Figure 4.

Figure 6 shows the Stratix V DC gain curves for GT channels.

### Figure 6. DC Gain Curves for GT Channels

### **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

Page 40 Switching Characteristics

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| Symbol   | Parameter   | Min  | Тур     | Max  | Unit      |
|--|---|------|---------|--|-----------|
| <b>→</b> (3) (4)   | Input clock cycle-to-cycle jitter (f <sub>REF</sub> ≥ 100 MHz)  | _    | _       | 0.15   | UI (p-p)  |
| t <sub>INCCJ</sub> (3), (4)  | Input clock cycle-to-cycle jitter (f <sub>REF</sub> < 100 MHz)  | -750 |         | +750   | ps (p-p)  |
| + (5)  | Period Jitter for dedicated clock output ( $f_{OUT} \ge 100 \text{ MHz}$ )                                | _    | _       | 175 <sup>(1)</sup>                           | ps (p-p)  |
| t <sub>OUTPJ_DC</sub> (5)  | Period Jitter for dedicated clock output (f <sub>OUT</sub> < 100 MHz)                                     | _    | _       | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| + (5)  | Period Jitter for dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )              | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTPJ_DC</sub> (5)   | Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)                   | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| + (5)  | Cycle-to-Cycle Jitter for a dedicated clock output $(f_{OUT} \ge 100 \text{ MHz})$                        | _    | _       | 175  | ps (p-p)  |
| t <sub>outccj_dc</sub> (5)   | Cycle-to-Cycle Jitter for a dedicated clock output (f <sub>OUT</sub> < 100 MHz)                           | _    | _       | 17.5   | mUI (p-p) |
| Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ ) |   | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| FOUTCCJ_DC (9)   | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)+        | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| t <sub>OUTPJ_IO</sub> (5),   | Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )        | _    | _       | 600  | ps (p-p)  |
| (8)  | Period Jitter for a clock output on a regular I/O (f <sub>OUT</sub> < 100 MHz)                            | _    | _       | 60   | mUI (p-p) |
| t <sub>FOUTPJ 10</sub> (5),  | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )     | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)  | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT}$ < 100 MHz)                | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>outccj_10</sub> (5),  | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100$ MHz)         | _    | _       | 600  | ps (p-p)  |
| (8)  | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)           | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>FOUTCCJ_IO</sub>  | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100$ MHz)      | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)  | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}}$ < 100 MHz) | _    | _       | 60   | mUI (p-p) |
| t <sub>CASC_OUTPJ_DC</sub>   | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )             | _    | _       | 175  | ps (p-p)  |
| (5), (6)   | Period Jitter for a dedicated clock output in cascaded PLLs (f <sub>OUT</sub> < 100 MHz)                  | _    | _       | 17.5   | mUI (p-p) |
| f <sub>DRIFT</sub>   | Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$                                    | _    | _       | ±10  | %         |
| dK <sub>BIT</sub>  | Bit number of Delta Sigma Modulator (DSM)   | 8    | 24      | 32   | Bits      |
| k <sub>VALUE</sub>   | Numerator of Fraction   | 128  | 8388608 | 2147483648                                   | _         |

Table 31. PLL Specifications for Stratix V Devices (Part 3 of 3)

|   | Symbol | Parameter  |        | Тур  | Max   | Unit |
|---|--------|--|--------|------|-------|------|
| f | RES    | Resolution of VCO frequency (f <sub>INPFD</sub> = 100 MHz) | 390625 | 5.96 | 0.023 | Hz   |

#### Notes to Table 31:

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O f<sub>MAX</sub> or f<sub>OUT</sub> of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (4)  $f_{REF}$  is fIN/N when N = 1.
- (5) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 44 on page 52.
- (6) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL: 0.59Mhz \le Upstream PLL BW < 1 MHz
  - b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 42 on page 50.
- (9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.
- (10) This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05 0.95 must be  $\geq$  1000 MHz, while  $f_{VCO}$  for fractional value range 0.20 0.80 must be  $\geq$  1200 MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The f<sub>VCO</sub> for fractional value range 0.05-0.95 must be ≥ 1000 MHz.
- (12) This specification only covered fractional PLL for low bandwidth. The f<sub>VCO</sub> for fractional value range 0.20-0.80 must be ≥ 1200 MHz.

### **DSP Block Specifications**

Table 32 lists the Stratix V DSP block performance specifications.

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 1 of 2)

|  |     |         | F          | Peformano | e                |     |     |      |
|--|-----|---------|------------|-----------|------------------|-----|-----|------|
| Mode   | C1  | C2, C2L | 12, 12L    | C3        | 13, 13L,<br>13YY | C4  | 14  | Unit |
|  |     | Modes ι | ısing one  | DSP       |                  |     |     |      |
| Three 9 x 9                                  | 600 | 600     | 600        | 480       | 480              | 420 | 420 | MHz  |
| One 18 x 18                                  | 600 | 600     | 600        | 480       | 480              | 420 | 400 | MHz  |
| Two partial 18 x 18 (or 16 x 16)             | 600 | 600     | 600        | 480       | 480              | 420 | 400 | MHz  |
| One 27 x 27                                  | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One 36 x 18                                  | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One sum of two 18 x 18(One sum of 2 16 x 16) | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One sum of square                            | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One 18 x 18 plus 36 (a x b) + c              | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
|  |     | Modes u | sing two I | OSPs      |                  |     |     | •    |
| Three 18 x 18                                | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One sum of four 18 x 18                      | 475 | 475     | 475        | 380       | 380              | 300 | 300 | MHz  |
| One sum of two 27 x 27                       | 465 | 465     | 450        | 380       | 380              | 300 | 290 | MHz  |
| One sum of two 36 x 18                       | 475 | 475     | 475        | 380       | 380              | 300 | 300 | MHz  |
| One complex 18 x 18                          | 500 | 500     | 500        | 400       | 400              | 350 | 350 | MHz  |
| One 36 x 36                                  | 475 | 475     | 475        | 380       | 380              | 300 | 300 | MHz  |

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 2 of 2)

|               |   | Resour | ces Used |     |            | Pe  | erforman | ce      |                     |     |      |
|---------------|---|--------|----------|-----|------------|-----|----------|---------|---------------------|-----|------|
| Memory        | Mode  | ALUTS  | Memory   | C1  | C2,<br>C2L | C3  | C4       | 12, 12L | 13,<br>13L,<br>13YY | 14  | Unit |
|               | Single-port, all supported widths   | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | Simple dual-port with<br>the read-during-write<br>option set to <b>Old Data</b> ,<br>all supported widths | 0      | 1        | 525 | 525        | 455 | 400      | 525     | 455                 | 400 | MHz  |
| M20K<br>Block | Simple dual-port with ECC enabled, 512 × 32   | 0      | 1        | 450 | 450        | 400 | 350      | 450     | 400                 | 350 | MHz  |
|               | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32                               | 0      | 1        | 600 | 600        | 500 | 450      | 600     | 500                 | 450 | MHz  |
|               | True dual port, all supported widths  | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |
|               | ROM, all supported widths   | 0      | 1        | 700 | 700        | 650 | 550      | 700     | 500                 | 450 | MHz  |

#### Notes to Table 33:

### **Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

**Table 34. Internal Temperature Sensing Diode Specification** 

| Tei  | mperature<br>Range | Accuracy | Offset<br>Calibrated<br>Option | Sampling Rate  | Conversion<br>Time | Resolution | Minimum<br>Resolution<br>with no<br>Missing Codes |
|------|--------------------|----------|--------------------------------|----------------|--------------------|------------|---|
| -40° | °C to 100°C        | ±8°C     | No                             | 1 MHz, 500 KHz | < 100 ms           | 8 bits     | 8 bits  |

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices

| Description                              | Min   | Тур   | Max   | Unit |
|--|-------|-------|-------|------|
| I <sub>bias</sub> , diode source current | 8     | _     | 200   | μΑ   |
| V <sub>bias,</sub> voltage across diode  | 0.3   | _     | 0.9   | V    |
| Series resistance                        | _     | _     | <1    | Ω    |
| Diode ideality factor                    | 1.006 | 1.008 | 1.010 | _    |

<sup>(1)</sup> To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

<sup>(2)</sup> When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.

<sup>(3)</sup> The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.

Page 52 Configuration Specification

### **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C   | 1   | C2, C2 | L, I2, I2L |     | 3, I3L,<br>3YY | C4  | 1,14 | Unit |
|-------------------|-----|-----|--------|------------|-----|----------------|-----|------|------|
|                   | Min | Max | Min    | Max        | Min | Max            | Min | Max  |      |
| Output Duty Cycle | 45  | 55  | 45     | 55         | 45  | 55             | 45  | 55   | %    |

#### Note to Table 44:

# **Configuration Specification**

## **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |  |  |
|-----------|---------|---------|--|--|
| Fast      | 4 ms    | 12 ms   |  |  |
| Standard  | 100 ms  | 300 ms  |  |  |

#### Note to Table 45:

# **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description              | Min | Max | Unit |
|-------------------------|--------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period (2)     | 30  | _   | ns   |
| t <sub>JCP</sub>        | TCK clock period (2)     | 167 | _   | ns   |
| t <sub>JCH</sub>        | TCK clock high time (2)  | 14  | _   | ns   |
| t <sub>JCL</sub>        | TCK clock low time (2)   | 14  | _   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time | 2   | _   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time | 3   | _   | ns   |

<sup>(1)</sup> The DCD numbers do not cover the core clock network.

<sup>(1)</sup> You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Configuration Specification Page 53

| Table 46. | JTAG Timino | Parameters ar | nd Values | for Stratix V Devices |
|-----------|-------------|---------------|-----------|-----------------------|
|-----------|-------------|---------------|-----------|-----------------------|

| Symbol            | Description                              | Min | Max               | Unit |
|-------------------|--|-----|-------------------|------|
| t <sub>JPH</sub>  | JTAG port hold time                      | 5   | _                 | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                | _   | 11 <sup>(1)</sup> | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output | _   | 14 <sup>(1)</sup> | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance | _   | 14 <sup>(1)</sup> | ns   |

#### Notes to Table 46:

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 12 ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
- (2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

# **Raw Binary File Size**

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

Table 47. Uncompressed .rbf Sizes for Stratix V Devices


| Family       | Device | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(4), (5)</sup> |
|--------------|--------|------------------------------|--------------------------------|--|
|              | 5SGXA3 | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                                    |
|              |        | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                                    |
|              | 5SGXA4 | _                            | 213,798,880                    | 563,672                                    |
|              | 5SGXA5 | _                            | 269,979,008                    | 562,392                                    |
|              | 5SGXA7 | _                            | 269,979,008                    | 562,392                                    |
| Stratix V GX | 5SGXA9 | _                            | 342,742,976                    | 700,888                                    |
|              | 5SGXAB | _                            | 342,742,976                    | 700,888                                    |
|              | 5SGXB5 | _                            | 270,528,640                    | 584,344                                    |
|              | 5SGXB6 | _                            | 270,528,640                    | 584,344                                    |
|              | 5SGXB9 | _                            | 342,742,976                    | 700,888                                    |
|              | 5SGXBB | _                            | 342,742,976                    | 700,888                                    |
| Stratix V GT | 5SGTC5 | _                            | 269,979,008                    | 562,392                                    |
|              | 5SGTC7 | _                            | 269,979,008                    | 562,392                                    |
|              | 5SGSD3 | <del>_</del>                 | 137,598,880                    | 564,504                                    |
| Stratix V GS | 5SGSD4 | F1517                        | 213,798,880                    | 563,672                                    |
|              |        | _                            | 137,598,880                    | 564,504                                    |
|              | 5SGSD5 | _                            | 213,798,880                    | 563,672                                    |
|              | 5SGSD6 | _                            | 293,441,888                    | 565,528                                    |
|              | 5SGSD8 | _                            | 293,441,888                    | 565,528                                    |

Configuration Specification Page 57

### FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 (1), (2)



#### Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA[] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the <code>INIT\_DONE</code> pin is configured into the device, the <code>INIT\_DONE</code> goes low.

Page 60 Configuration Specification

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is more than 1.

Table 51. FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1  $^{(1)}$ 

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |
|------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>     | nconfig low to conf_done low                      | _  | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nconfig low to nstatus low                        | _  | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | _                    | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2ST1</sub>    | nconfig high to nstatus high                      | _  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> (5) | nconfig high to first rising edge on DCLK         | 1,506  | _                    | μS    |
| t <sub>ST2CK</sub> (5) | nstatus high to first rising edge of DCLK         | 2  | _                    | μS    |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | N-1/f <sub>DCLK</sub> <sup>(5)</sup>                             | _                    | S     |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$  | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$  | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |
| f                      | DCLK frequency (FPP ×8/×16)                       | _  | 125                  | MHz   |
| f <sub>MAX</sub>       | DCLK frequency (FPP ×32)                          | _  | 100                  | MHz   |
| t <sub>R</sub>         | Input rise time                                   | _  | 40                   | ns    |
| t <sub>F</sub>         | Input fall time                                   | _  | 40                   | ns    |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (3)                   | 175  | 437                  | μS    |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | 4 × maximum  DCLK period   | _                    | _     |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> +<br>(8576 × CLKUSR<br>period) <sup>(4)</sup> | _                    | _     |

#### Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nconfig or nstatus low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the DCLK-to-DATA ratio and  $f_{DCLK}$  is the DCLK frequency the system is operating.
- (6) If nstatus is monitored, follow the  $t_{status}$  specification. If nstatus is not monitored, follow the  $t_{cfack}$  specification.

Document Revision History Page 71

Table 61. Document Revision History (Part 3 of 3)

| Date          | Version | Changes   |  |
|---------------|---------|---|--|
|               |         | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60   |  |
| May 2013      | 2.7     | ■ Added Table 24, Table 48  |  |
|               |         | ■ Updated Figure 9, Figure 10, Figure 11, Figure 12   |  |
| February 2013 | 2.6     | ■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46  |  |
|               |         | ■ Updated "Maximum Allowed Overshoot and Undershoot Voltage"  |  |
|               |         | ■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35  |  |
|               |         | ■ Added Table 33  |  |
|               |         | ■ Added "Fast Passive Parallel Configuration Timing"  |  |
| D             | 0.5     | ■ Added "Active Serial Configuration Timing"  |  |
| December 2012 | 2.5     | ■ Added "Passive Serial Configuration Timing"   |  |
|               |         | ■ Added "Remote System Upgrades"  |  |
|               |         | ■ Added "User Watchdog Internal Circuitry Timing Specification"   |  |
|               |         | ■ Added "Initialization"  |  |
|               |         | ■ Added "Raw Binary File Size"  |  |
|               | 2.4     | ■ Added Figure 1, Figure 2, and Figure 3.   |  |
| June 2012     |         | ■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. |  |
|               |         | <ul><li>Various edits throughout to fix bugs.</li></ul>   |  |
|               |         | ■ Changed title of document to Stratix V Device Datasheet.  |  |
|               |         | ■ Removed document from the Stratix V handbook and made it a separate document.   |  |
| February 2012 | 2.3     | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.   |  |
| December 2011 | 2.2     | ■ Added Table 2–31.   |  |
| December 2011 |         | ■ Updated Table 2–28 and Table 2–34.  |  |
| Nevember 0011 | 2.1     | ■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.   |  |
| November 2011 |         | ■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.   |  |
|               |         | ■ Various edits throughout to fix SPRs.   |  |
|               | 2.0     | ■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.  |  |
| May 2011      |         | ■ Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.   |  |
|               |         | ■ Chapter moved to Volume 1.  |  |
|               |         | ■ Minor text edits.   |  |
|               | 1.1     | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.   |  |
| December 2010 |         | Converted chapter to the new template.  |  |
|               |         | ■ Minor text edits.   |  |
| July 2010     | 1.0     | Initial release.  |  |