E·XFL

Intel - 5SGXEA5K3F40C2L Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	185000
Number of Logic Elements/Cells	490000
Total RAM Bits	46080000
Number of I/O	696
Number of Gates	
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1517-BBGA, FCBGA
Supplier Device Package	1517-FBGA (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5sgxea5k3f40c2l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

abic J. Maxi				
Symbol	Description	Condition (V)	Overshoot Duration as % @ T _J = 100°C	Unit
		3.8	100	%
		3.85	64	%
		3.9	36	%
		3.95	21	%
Vi (AC)	AC input voltage	4	12	%
		4.05	7	%
		4.1	4	%
		4.15	2	%
		4.2	1	%

Table 5. Maximum Allowed Overshoot During Transitions

Figure 1. Stratix V Device Overshoot Duration



This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

Symbol	Description	Condition	Min ⁽⁴⁾	Тур	Max ⁽⁴⁾	Unit
	Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades)	_	0.87	0.9	0.93	V
V _{CC}	Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) ⁽³⁾	_	0.82	0.85	0.88	V
V _{CCPT}	Power supply for programmable power technology	_	1.45	1.50	1.55	V
V _{CC_AUX}	Auxiliary supply for the programmable power technology	_	2.375	2.5	2.625	V
VI (1)	I/O pre-driver (3.0 V) power supply	_	2.85	3.0	3.15	V
V _{CCPD} ⁽¹⁾	I/O pre-driver (2.5 V) power supply	_	2.375	2.5	2.625	V
	I/O buffers (3.0 V) power supply		2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	_	2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply		1.71	1.8	1.89	V
V _{CCIO}	I/O buffers (1.5 V) power supply	_	1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply	_	1.283	1.35	1.45	V
	I/O buffers (1.25 V) power supply	_	1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply	_	1.14	1.2	1.26	V
	Configuration pins (3.0 V) power supply	_	2.85	3.0	3.15	V
V _{CCPGM}	Configuration pins (2.5 V) power supply	_	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	_	1.71	1.8	1.89	V
V _{CCA_FPLL}	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V _{CCD_FPLL}	PLL digital voltage regulator power supply	_	1.45	1.5	1.55	V
V _{CCBAT} (2)	Battery back-up power supply (For design security volatile key register)	_	1.2	_	3.0	V
VI	DC input voltage	_	-0.5	_	3.6	V
V ₀	Output voltage	—	0	—	V _{CCIO}	V
т	Operating junction temperature	Commercial	0	—	85	°C
TJ	Operating junction temperature	Industrial	-40	_	100	°C

Table 8 shows the transceiver power supply voltage requirements for various conditions.

Table 8. Transceiver Power Supply Voltage Requirements

Conditions	Core Speed Grade	VCCR_GXB & VCCT_GXB ⁽²⁾	VCCA_GXB	VCCH_GXB	Unit
If BOTH of the following conditions are true:	All	1.05			
 Data rate > 10.3 Gbps. DFE is used. 	All	1.05			
If ANY of the following conditions are true ⁽¹⁾ :			3.0		
ATX PLL is used.					
■ Data rate > 6.5Gbps.	All	1.0			
■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used.				1.5	V
If ALL of the following	C1, C2, I2, and I3YY	0.90	2.5		
conditions are true:ATX PLL is not used.					
■ Data rate ≤ 6.5Gbps.	C2L, C3, C4, I2L, I3, I3L, and I4	0.85	2.5		
 DFE, AEQ, and EyeQ are not used. 					

Notes to Table 8:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

DC Characteristics

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

Supply Current

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

- You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.
- ***** For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Symbol/	Conditions	Trai	nsceive Grade	r Speed 1	Trai	nsceive Grade	r Speed 2	Trai	nsceive Grade	r Speed 3	Unit	
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		
Spread-spectrum downspread	PCle	_	0 to 0.5	_	_	0 to 0.5		_	0 to 0.5	_	%	
On-chip termination resistors ⁽²¹⁾	_	_	100		_	100		_	100		Ω	
Absolute V _{MAX} ⁽⁵⁾	Dedicated reference clock pin	_	_	1.6	_	_	1.6	_	_	1.6	V	
	RX reference clock pin	_	_	1.2	_		1.2		_	1.2		
Absolute V_{MIN}	—	-0.4	—		-0.4	—	—	-0.4	—	—	V	
Peak-to-peak differential input voltage	_	200	_	1600	200	_	1600	200	_	1600	mV	
V _{ICM} (AC	Dedicated reference clock pin	1050/	1000/90	00/850 ⁽²⁾	1050/	1050/1000/900/850 ⁽²⁾			1000/90	00/850 ⁽²⁾	mV	
coupled) ⁽³⁾	RX reference clock pin	1.	.0/0.9/0	.85 ⁽⁴⁾	1.	1.0/0.9/0.85 (4)			1.0/0.9/0.85 (4)			
V _{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250		550	250		550	250		550	mV	
	100 Hz	—	—	-70	—	—	-70	—	—	-70	dBc/Hz	
Transmitter	1 kHz			-90			-90		—	-90	dBc/Hz	
REFCLK Phase Noise	10 kHz	—	—	-100	—	—	-100	—	—	-100	dBc/Hz	
(622 MHz) ⁽²⁰⁾	100 kHz			-110		—	-110	—	—	-110	dBc/Hz	
	≥1 MHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz	
Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁷⁾	10 kHz to 1.5 MHz (PCle)	_	_	3	_	_	3	_	_	3	ps (rms)	
R _{REF} (19)			1800 ±1%		_	1800 ±1%	_		180 0 ±1%		Ω	
Transceiver Clocks	S											
fixedclk clock frequency	PCIe Receiver Detect		100 or 125	_	_	100 or 125	_	_	100 or 125	_	MHz	

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 2 of 7)

Symbol/	Conditions	Transceiver Speed Grade 1		Transceiver Speed Grade 2			Trar	isceive Grade	r Speed 3	Unit	
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	DC Gain Setting = 0		0	_	_	0		_	0	—	dB
	DC Gain Setting = 1	_	2	_	_	2	_	_	2	_	dB
Programmable DC gain	DC Gain Setting = 2	_	4	_	_	4	_	_	4	_	dB
	DC Gain Setting = 3	_	6	_	_	6	_	_	6	_	dB
	DC Gain Setting = 4	_	8	_	_	8	_	_	8	—	dB
Transmitter											
Supported I/O Standards	_				-	I.4-V ar	nd 1.5-V PC	ML			
Data rate (Standard PCS)	_	600	_	12200	600	_	12200	600	_	8500/ 10312.5 (24)	Mbps
Data rate (10G PCS)	_	600	_	14100	600		12500	600		8500/ 10312.5 (24)	Mbps
	85-Ω setting		85 ± 20%	_	_	85 ± 20%		_	85 ± 20%	_	Ω
Differential on-	100-Ω setting	_	100 ± 20%	_	_	100 ± 20%	_	_	100 ± 20%	_	Ω
chip termination resistors	120-Ω setting	_	120 ± 20%			120 ± 20%		_	120 ± 20%		Ω
	150-Ω setting		150 ± 20%			150 ± 20%			150 ± 20%		Ω
V _{OCM} (AC coupled)	0.65-V setting		650		_	650		_	650	_	mV
V _{OCM} (DC coupled)	_		650		_	650		_	650	_	mV
Rise time (7)	20% to 80%	30		160	30		160	30		160	ps
Fall time ⁽⁷⁾	80% to 20%	30		160	30		160	30		160	ps
Intra-differential pair skew	Tx V _{CM} = 0.5 V and slew rate of 15 ps			15			15			15	ps
Intra-transceiver block transmitter channel-to- channel skew	x6 PMA bonded mode			120			120			120	ps

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 5 of 7)

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 6 of 7)

Symbol/	Conditions	Trai	isceive Grade	r Speed 1	Trar	isceive Grade	r Speed 2	Tran	isceive Grade	er Speed e 3	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Inter-transceiver block transmitter channel-to- channel skew	xN PMA bonded mode			500	_		500	_		500	ps
CMU PLL											
Supported Data Range	_	600		12500	600	_	12500	600	_	8500/ 10312.5 (24)	Mbps
t _{pll_powerdown} ⁽¹⁵⁾	_	1		—	1	—	—	1	—	—	μs
t _{pll_lock} (16)	_		_	10	—	_	10	—	—	10	μs
ATX PLL	1										
	VCO post-divider L=2	8000		14100	8000	_	12500	8000	_	8500/ 10312.5 (24)	Mbps
Current and Date	L=4	4000	_	7050	4000	_	6600	4000	—	6600	Mbps
Supported Data Rate Range	L=8	2000	_	3525	2000	_	3300	2000	_	3300	Mbps
Kate Kange	L=8, Local/Central Clock Divider =2	1000	_	1762.5	1000		1762.5	1000		1762.5	Mbps
t _{pll_powerdown} (15)	_	1		_	1			1	—	_	μs
t _{pll_lock} ⁽¹⁶⁾	—			10	—	—	10	—	—	10	μs
fPLL	•			•					•		
Supported Data Range	_	600	_	3250/ 3125 ⁽²⁵⁾	600	_	3250/ 3125 ⁽²⁵⁾	600	_	3250/ 3125 ⁽²⁵⁾	Mbps
t _{pll_powerdown} ⁽¹⁵⁾	_	1	_	_	1	_	—	1	—	—	μs

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)

Mada (2)	Transceiver	PMA Width	64	40	40	40	32	32			
Mode ⁽²⁾	Speed Grade	PCS Width	64	66/67	50	40	64/66/67	32			
	1	C1, C2, C2L, I2, I2L core speed grade	14.1	14.1	10.69	14.1	13.6	13.6			
2	C1, C2, C2L, I2, I2L core speed grade	12.5	12.5	10.69	12.5	12.5	12.5				
	C3, I3, I3L core speed grade	12.5	12.5	10.69	12.5	10.88	10.88				
FIFO or Register		C1, C2, C2L, I2, I2L core speed grade	8.5 Gbps								
	3	C3, I3, I3L core speed grade									
	3	C4, I4 core speed grade									
		I3YY core speed grade			10.31	25 Gbps					

Notes to Table 26:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Table 27 shows the V_{OD} settings for the GX channel.

Symbol	V _{op} Setting	V _{op} Value (mV)	V _{op} Setting	V _{op} Value (mV)
	0 (1)	0	32	640
	1 ⁽¹⁾	20	33	660
	2 (1)	40	34	680
	3 (1)	60	35	700
	4 (1)	80	36	720
	5 (1)	100	37	740
	6	120	38	760
	7	140	39	780
	8	160	40	800
	9	180	41	820
	10	200	42	840
	11	220	43	860
	12	240	44	880
	13	260	45	900
	14	280	46	920
V _{op} differential peak to peak	15	300	47	940
typical ⁽³⁾	16	320	48	960
	17	340	49	980
	18	360	50	1000
	19	380	51	1020
	20	400	52	1040
	21	420	53	1060
	22	440	54	1080
	23	460	55	1100
	24	480	56	1120
	25	500	57	1140
	26	520	58	1160
	27	540	59	1180
	28	560	60	1200
	29	580	61	1220
	30	600	62	1240
	31	620	63	1260

Table 27. Typical V_{0D} Setting for GX Channel, TX Termination = 100 $\Omega^{\left(2\right)}$

Note to Table 27:

(1) If TX termination resistance = 100Ω , this VOD setting is illegal.

(2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.

(3) Refer to Figure 2.

Symbol/	Conditions	:	Transceive Speed Grade			Transceive peed Grade		Unit			
Description		Min	Тур	Max	Min	Тур	Max				
Reference Clock											
Supported I/O Standards	Dedicated reference clock pin	1.2-V PCN	1.2-V PCML, 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVD and HCSL								
	RX reference clock pin	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS									
Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾	_	40	_	710	40	_	710	MHz			
Input Reference Clock Frequency (ATX PLL) ⁽⁶⁾	_	100	-	710	100	_	710	MHz			
Rise time	20% to 80%		_	400		—	400				
Fall time	80% to 20%			400	—		400	ps			
Duty cycle	—	45		55	45		55	%			
Spread-spectrum modulating clock frequency	PCI Express (PCIe)	30	_	33	30	_	33	kHz			
Spread-spectrum downspread	PCle	_	0 to -0.5		_	0 to -0.5	_	%			
On-chip termination resistors ⁽¹⁹⁾	_	_	100	_	_	100	_	Ω			
Absolute V _{MAX} ⁽³⁾	Dedicated reference clock pin		_	1.6	_	_	1.6	V			
	RX reference clock pin	_	_	1.2	_	_	1.2				
Absolute V _{MIN}	—	-0.4	—	—	-0.4	—	—	V			
Peak-to-peak differential input voltage	_	200	_	1600	200	_	1600	mV			
V _{ICM} (AC coupled)	Dedicated reference clock pin		1050/1000 (2)		1050/1000 (2)	mV			
	RX reference clock pin	1	.0/0.9/0.85 (22)	1.	V					
V _{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	mV			

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5) ⁽¹⁾

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)⁽¹⁾

Symbol/	Conditions		Transceive Speed Grade			Fransceive Deed Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	Ī
	100 Hz			-70			-70	
Transmitter REFCLK	1 kHz		_	-90	_	_	-90	-
Phase Noise (622	10 kHz		_	-100	_	_	-100	dBc/Hz
MHz) ⁽¹⁸⁾	100 kHz		—	-110	_	—	-110	-
	\geq 1 MHz		—	-120	_	—	-120	-
Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁵⁾	10 kHz to 1.5 MHz (PCIe)		_	3	_		3	ps (rms)
RREF ⁽¹⁷⁾	—		1800 ± 1%	_	_	1800 ± 1%	_	Ω
Transceiver Clocks								
fixedclk clock frequency	PCIe Receiver Detect		100 or 125	_	_	100 or 125	_	MHz
Reconfiguration clock (mgmt_clk_clk) frequency	_	100	_	125	100	_	125	MHz
Receiver				•				
Supported I/O Standards	—		1.4-V PCMI	_, 1.5-V PCM	L, 2.5-V PCI	ML, LVPEC	L, and LVDS	3
Data rate (Standard PCS) ⁽²¹⁾	GX channels	600	_	8500	600	_	8500	Mbps
Data rate (10G PCS) ⁽²¹⁾	GX channels	600	_	12,500	600	_	12,500	Mbps
Data rate	GT channels	19,600	—	28,050	19,600	—	25,780	Mbps
Absolute V _{MAX} for a receiver pin ⁽³⁾	GT channels	_	_	1.2	_	_	1.2	V
Absolute V _{MIN} for a receiver pin	GT channels	-0.4	_	_	-0.4		_	V
Maximum peak-to-peak	GT channels	_	—	1.6	—	—	1.6	V
differential input voltage V _{ID} (diff p-p) before device configuration ⁽²⁰⁾	GX channels				(8)			
	GT channels							
Maximum peak-to-peak differential input voltage V_{ID} (diff p-p) after device configuration (¹⁶), (²⁰)	V _{CCR_GTB} = 1.05 V (V _{ICM} = 0.65 V)	—	-	2.2	_	_	2.2	V
oomguration (), ()	GX channels		•	•	(8)			
Minimum differential	GT channels	200	_		200			mV
eye opening at receiver serial input pins ⁽⁴⁾ , ⁽²⁰⁾	GX channels				(8)			

Table 29 shows the V_{OD} settings for the GT channel.

Table 29.	Typical Von Setting	g for GT Channel, T	EX Termination = 100 Ω
-----------	---------------------	---------------------	--------------------------------------

Symbol	V _{OD} Setting	V _{op} Value (mV)
	0	0
	1	200
\mathbf{V}_{0D} differential peak to peak typical (1)	2	400
VOD unicicilitat peak to peak typical (*)	3	600
	4	800
	5	1000

Note:

(1) Refer to Figure 4.

Figure 4 shows the differential transmitter output waveform.






Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

	Performance				
Symbol	C1, C2, C2L, I2, and I2L	C3, I3, I3L, and I3YY	C4, I4	Unit	
Global and Regional Clock	717	650	580	MHz	
Periphery Clock	550	500	500	MHz	

Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85° C) and the industrial junction temperature range (-40° to 100° C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)	5	_	800 (1)	MHz
f _{IN}	Input clock frequency (C3, I3, I3L, and I3YY speed grades)	5	_	800 (1)	MHz
	Input clock frequency (C4, I4 speed grades)	5	_	650 ⁽¹⁾	MHz
f _{INPFD}	Input frequency to the PFD	5	—	325	MHz
f _{finpfd}	Fractional Input clock frequency to the PFD	50	_	160	MHz
	PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)	600	_	1600	MHz
f _{VCO}	PLL VCO operating range (C3, I3, I3L, I3YY speed grades)	600	_	1600	MHz
	PLL VCO operating range (C4, I4 speed grades)	600	—	1300	MHz
t _{einduty}	Input clock or external feedback clock input duty cycle	40		60	%
	Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)	—	_	717 ⁽²⁾	MHz
f _{out}	Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)	_	_	650 ⁽²⁾	MHz
	Output frequency for an internal global or regional clock (C4, I4 speed grades)	_	_	580 ⁽²⁾	MHz
	Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)	_	_	800 (2)	MHz
f _{out_ext}	Output frequency for an external clock output (C3, I3, I3L speed grades)	_	_	667 ⁽²⁾	MHz
	Output frequency for an external clock output (C4, I4 speed grades)	_	_	553 ⁽²⁾	MHz
t _{outduty}	Duty cycle for a dedicated external clock output (when set to 50%)	45	50	55	%
t _{FCOMP}	External feedback clock compensation time	_	—	10	ns
f _{dyconfigclk}	Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>	_	_	100	MHz
t _{LOCK}	Time required to lock from the end-of-device configuration or deassertion of areset	_	_	1	ms
t _{olock}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth		0.3	—	MHz
f _{CLBW}	PLL closed-loop medium bandwidth	_	1.5		MHz
	PLL closed-loop high bandwidth (7)		4	—	MHz
t _{PLL_PSERR}	Accuracy of PLL phase shift			±50	ps
t _{areset}	Minimum pulse width on the areset signal	10	_		ns

			ces Used			Pe	erforman	ce			
Memory	Mode	ALUTS	Memory	C1	C2, C2L	C3	C4	12, 12L	13, 13L, 13YY	14	Unit
	Single-port, all supported widths	0	1	700	700	650	550	700	500	450	MHz
	Simple dual-port, all supported widths	0	1	700	700	650	550	700	500	450	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	0	1	525	525	455	400	525	455	400	MHz
M20K Block	Simple dual-port with ECC enabled, 512 × 32	0	1	450	450	400	350	450	400	350	MHz
	Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32	0	1	600	600	500	450	600	500	450	MHz
	True dual port, all supported widths	0	1	700	700	650	550	700	500	450	MHz
	ROM, all supported widths	0	1	700	700	650	550	700	500	450	MHz

Table 33. Memory Block Performance Specifications for Stratix V Devices ^{(1), (2)} (Part 2 of 2)

Notes to Table 33:

(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50**% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

(2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F_{MAX}.

(3) The F_{MAX} specification is only achievable with Fitter options, MLAB Implementation In 16-Bit Deep Mode enabled.

Temperature Sensing Diode Specifications

Table 34 lists the internal TSD specification.

Table 34. Internal Temperature Sensing Diode Specification

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
–40°C to 100°C	±8°C	No	1 MHz, 500 KHz	< 100 ms	8 bits	8 bits

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Description	Min	Тур	Max	Unit
I _{bias} , diode source current	8	—	200	μA
V _{bias,} voltage across diode	0.3	—	0.9	V
Series resistance		—	< 1	Ω
Diode ideality factor	1.006	1.008	1.010	

	Member	Active Serial ⁽¹⁾			Fast Passive Parallel ⁽²⁾		
Variant	Code	Width	DCLK (MHz)	Min Config Time (s)	Width	DCLK (MHz)	Min Config Time (s)
	D3	4	100	0.344	32	100	0.043
	D4	4	100	0.534	32	100	0.067
GS	D4	4	100	0.344	32	100	0.043
65	D5	4	100	0.534	32	100	0.067
	D6	4	100	0.741	32	100	0.093
	D8	4	100	0.741	32	100	0.093
Е	E9	4	100	0.857	32	100	0.107
	EB	4	100	0.857	32	100	0.107

Table 48. Minimum Configuration Time Estimation for Stratix V Devices

Notes to Table 48:

(1) DCLK frequency of 100 MHz using external CLKUSR.

(2) Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Fast Passive Parallel Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[]ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA[]ratio for each combination.

Configuration Scheme	Decompression	Design Security	DCLK-to-DATA[] Ratio
	Disabled	Disabled	1
FPP ×8	Disabled	Enabled	1
	Enabled	Disabled	2
	Enabled	Enabled	2
	Disabled	Disabled	1
FPP ×16	Disabled	Enabled	2
	Enabled	Disabled	4
	Enabled	Enabled	4

 Table 49. DCLK-to-DATA[] Ratio ⁽¹⁾ (Part 1 of 2)

Configuration Scheme	Decompression	Design Security	DCLK-to-DATA[] Ratio
	Disabled	Disabled	1
FPP ×32	Disabled	Enabled	4
FFF X02	Enabled	Disabled	8
	Enabled	Enabled	8

Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V_{CCPGM} must be high enough to meet the V_{IH} specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V_{CCPGM} .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA [7..0]. If you use FPP ×16, use DATA [15..0].

IF the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.

Page 60

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is more than 1.

Symbol	Parameter	Minimum	Maximum	Units
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μS
t _{STATUS}	nSTATUS low pulse width	268	1,506 ⁽²⁾	μS
t _{CF2ST1}	nCONFIG high to nSTATUS high	—	1,506 ⁽²⁾	μS
t _{CF2CK} ⁽⁵⁾	nCONFIG high to first rising edge on DCLK	1,506	_	μS
t _{ST2CK} ⁽⁵⁾	nSTATUS high to first rising edge of DCLK	2	—	μS
t _{DSU}	DATA [] setup time before rising edge on DCLK	5.5		ns
t _{DH}	DATA [] hold time after rising edge on DCLK	N-1/f _{DCLK} ⁽⁵⁾		S
t _{CH}	DCLK high time	$0.45 imes 1/f_{MAX}$		S
t _{CL}	DCLK low time	$0.45\times1/f_{MAX}$		S
t _{CLK}	DCLK period	1/f _{MAX}		S
ſ	DCLK frequency (FPP ×8/×16)	—	125	MHz
f _{MAX}	DCLK frequency (FPP ×32)	—	100	MHz
t _R	Input rise time	—	40	ns
t _F	Input fall time	—	40	ns
t _{CD2UM}	CONF_DONE high to user mode ⁽³⁾	175	437	μS
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t_{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾	_	_

Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the ${\tt DCLK}\mbox{-to-DATA}$ ratio and $f_{{\tt DCLK}}$ is the ${\tt DCLK}$ frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Active Serial Configuration Timing

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52.	DCLK Frequency	Specification in the <i>l</i>	AS Configuration Scheme	(1), (2)
-----------	----------------	-------------------------------	-------------------------	----------

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz
10.6	15.7	25.0	MHz
21.3	31.4	50.0	MHz
42.6	62.9	100.0	MHz

Notes to Table 52:

(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.





Notes to Figure 14:

- (1) If you are using AS $\times 4$ mode, this signal represents the AS_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 53 lists the timing parameters for AS $\times 1$ and AS $\times 4$ configurations in Stratix V devices.

Symbol	Parameter	Minimum	Maximum	Units
t _{CO}	DCLK falling edge to AS_DATA0/ASDO output	—	2	ns
t _{SU}	Data setup time before falling edge on DCLK	1.5	_	ns
t _H	Data hold time after falling edge on DCLK	0	_	ns