



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 185000  |
| Number of Logic Elements/Cells | 490000  |
| Total RAM Bits                 | 46080000  |
| Number of I/O                  | 840   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.87V ~ 0.93V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 1932-BBGA, FCBGA  |
| Supplier Device Package        | 1932-FBGA, FC (45x45)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5sgxea5n2f45c1n">https://www.e-xfl.com/product-detail/intel/5sgxea5n2f45c1n</a> |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 2 of 7)**

| Symbol/<br>Description   | Conditions   | Transceiver Speed<br>Grade 1     |                   |      | Transceiver Speed<br>Grade 2     |                   |      | Transceiver Speed<br>Grade 3     |                   |      | Unit        |
|--|--|----------------------------------|-------------------|------|----------------------------------|-------------------|------|----------------------------------|-------------------|------|-------------|
|  |  | Min                              | Typ               | Max  | Min                              | Typ               | Max  | Min                              | Typ               | Max  |             |
| Spread-spectrum<br>downspread                                      | PCIe   | —                                | 0 to<br>-0.5      | —    | —                                | 0 to<br>-0.5      | —    | —                                | 0 to<br>-0.5      | —    | %           |
| On-chip<br>termination<br>resistors <sup>(21)</sup>                | —  | —                                | 100               | —    | —                                | 100               | —    | —                                | 100               | —    | $\Omega$    |
| Absolute $V_{MAX}$ <sup>(5)</sup>                                  | Dedicated<br>reference<br>clock pin                    | —                                | —                 | 1.6  | —                                | —                 | 1.6  | —                                | —                 | 1.6  | V           |
|  | RX reference<br>clock pin                              | —                                | —                 | 1.2  | —                                | —                 | 1.2  | —                                | —                 | 1.2  |             |
| Absolute $V_{MIN}$   | —  | -0.4                             | —                 | —    | -0.4                             | —                 | —    | -0.4                             | —                 | —    | V           |
| Peak-to-peak<br>differential input<br>voltage                      | —  | 200                              | —                 | 1600 | 200                              | —                 | 1600 | 200                              | —                 | 1600 | mV          |
| $V_{ICM}$ (AC<br>coupled) <sup>(3)</sup>                           | Dedicated<br>reference<br>clock pin                    | 1050/1000/900/850 <sup>(2)</sup> |                   |      | 1050/1000/900/850 <sup>(2)</sup> |                   |      | 1050/1000/900/850 <sup>(2)</sup> |                   |      | mV          |
|  | RX reference<br>clock pin                              | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | 1.0/0.9/0.85 <sup>(4)</sup>      |                   |      | V           |
| $V_{ICM}$ (DC coupled)   | HCSL I/O<br>standard for<br>PCIe<br>reference<br>clock | 250                              | —                 | 550  | 250                              | —                 | 550  | 250                              | —                 | 550  | mV          |
| Transmitter<br>REFCLK Phase<br>Noise<br>(622 MHz) <sup>(20)</sup>  | 100 Hz   | —                                | —                 | -70  | —                                | —                 | -70  | —                                | —                 | -70  | dBc/Hz      |
|  | 1 kHz  | —                                | —                 | -90  | —                                | —                 | -90  | —                                | —                 | -90  | dBc/Hz      |
|  | 10 kHz   | —                                | —                 | -100 | —                                | —                 | -100 | —                                | —                 | -100 | dBc/Hz      |
|  | 100 kHz  | —                                | —                 | -110 | —                                | —                 | -110 | —                                | —                 | -110 | dBc/Hz      |
|  | $\geq 1$ MHz   | —                                | —                 | -120 | —                                | —                 | -120 | —                                | —                 | -120 | dBc/Hz      |
| Transmitter<br>REFCLK Phase<br>Jitter<br>(100 MHz) <sup>(17)</sup> | 10 kHz to<br>1.5 MHz<br>(PCIe)                         | —                                | —                 | 3    | —                                | —                 | 3    | —                                | —                 | 3    | ps<br>(rms) |
| $R_{REF}$ <sup>(19)</sup>  | —  | —                                | 1800<br>$\pm 1\%$ | —    | —                                | 1800<br>$\pm 1\%$ | —    | —                                | 1800<br>$\pm 1\%$ | —    | $\Omega$    |
| <b>Transceiver Clocks</b>  |  |                                  |                   |      |                                  |                   |      |                                  |                   |      |             |
| fixedclk clock<br>frequency  | PCIe<br>Receiver<br>Detect                             | —                                | 100<br>or<br>125  | —    | —                                | 100<br>or<br>125  | —    | —                                | 100<br>or<br>125  | —    | MHz         |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 4 of 7)**

| Symbol/<br>Description                                     | Conditions   | Transceiver Speed<br>Grade 1 |               |     | Transceiver Speed<br>Grade 2 |               |     | Transceiver Speed<br>Grade 3 |               |     | Unit          |
|--|--|------------------------------|---------------|-----|------------------------------|---------------|-----|------------------------------|---------------|-----|---------------|
|  |  | Min                          | Typ           | Max | Min                          | Typ           | Max | Min                          | Typ           | Max |               |
| Differential on-chip termination resistors <sup>(21)</sup> | 85- $\Omega$ setting                                       | —                            | 85 $\pm$ 30%  | —   | —                            | 85 $\pm$ 30%  | —   | —                            | 85 $\pm$ 30%  | —   | $\Omega$      |
|  | 100- $\Omega$ setting                                      | —                            | 100 $\pm$ 30% | —   | —                            | 100 $\pm$ 30% | —   | —                            | 100 $\pm$ 30% | —   | $\Omega$      |
|  | 120- $\Omega$ setting                                      | —                            | 120 $\pm$ 30% | —   | —                            | 120 $\pm$ 30% | —   | —                            | 120 $\pm$ 30% | —   | $\Omega$      |
|  | 150- $\Omega$ setting                                      | —                            | 150 $\pm$ 30% | —   | —                            | 150 $\pm$ 30% | —   | —                            | 150 $\pm$ 30% | —   | $\Omega$      |
| $V_{ICM}$<br>(AC and DC coupled)                           | $V_{CCR\_GXB} = 0.85\text{ V}$ or 0.9 V full bandwidth     | —                            | 600           | —   | —                            | 600           | —   | —                            | 600           | —   | mV            |
|  | $V_{CCR\_GXB} = 0.85\text{ V}$ or 0.9 V half bandwidth     | —                            | 600           | —   | —                            | 600           | —   | —                            | 600           | —   | mV            |
|  | $V_{CCR\_GXB} = 1.0\text{ V}/1.05\text{ V}$ full bandwidth | —                            | 700           | —   | —                            | 700           | —   | —                            | 700           | —   | mV            |
|  | $V_{CCR\_GXB} = 1.0\text{ V}$ half bandwidth               | —                            | 750           | —   | —                            | 750           | —   | —                            | 750           | —   | mV            |
| $t_{LTR}$ <sup>(11)</sup>                                  | —  | —                            | —             | 10  | —                            | —             | 10  | —                            | —             | 10  | $\mu\text{s}$ |
| $t_{LTD}$ <sup>(12)</sup>                                  | —  | 4                            | —             | —   | 4                            | —             | —   | 4                            | —             | —   | $\mu\text{s}$ |
| $t_{LTD\_manual}$ <sup>(13)</sup>                          | —  | 4                            | —             | —   | 4                            | —             | —   | 4                            | —             | —   | $\mu\text{s}$ |
| $t_{LTR\_LTD\_manual}$ <sup>(14)</sup>                     | —  | 15                           | —             | —   | 15                           | —             | —   | 15                           | —             | —   | $\mu\text{s}$ |
| Run Length   | —  | —                            | —             | 200 | —                            | —             | 200 | —                            | —             | 200 | UI            |
| Programmable equalization (AC Gain) <sup>(10)</sup>        | Full bandwidth (6.25 GHz)<br>Half bandwidth (3.125 GHz)    | —                            | —             | 16  | —                            | —             | 16  | —                            | —             | 16  | dB            |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 5 of 7)**

| Symbol/<br>Description  | Conditions   | Transceiver Speed<br>Grade 1 |                     |       | Transceiver Speed<br>Grade 2 |                     |       | Transceiver Speed<br>Grade 3 |                     |                                     | Unit     |
|---|--|------------------------------|---------------------|-------|------------------------------|---------------------|-------|------------------------------|---------------------|-------------------------------------|----------|
|   |  | Min                          | Typ                 | Max   | Min                          | Typ                 | Max   | Min                          | Typ                 | Max                                 |          |
| Programmable<br>DC gain   | DC Gain<br>Setting = 0                                     | —                            | 0                   | —     | —                            | 0                   | —     | —                            | 0                   | —                                   | dB       |
|   | DC Gain<br>Setting = 1                                     | —                            | 2                   | —     | —                            | 2                   | —     | —                            | 2                   | —                                   | dB       |
|   | DC Gain<br>Setting = 2                                     | —                            | 4                   | —     | —                            | 4                   | —     | —                            | 4                   | —                                   | dB       |
|   | DC Gain<br>Setting = 3                                     | —                            | 6                   | —     | —                            | 6                   | —     | —                            | 6                   | —                                   | dB       |
|   | DC Gain<br>Setting = 4                                     | —                            | 8                   | —     | —                            | 8                   | —     | —                            | 8                   | —                                   | dB       |
| <b>Transmitter</b>  |  |                              |                     |       |                              |                     |       |                              |                     |                                     |          |
| Supported I/O<br>Standards  | —  | 1.4-V and 1.5-V PCML         |                     |       |                              |                     |       |                              |                     |                                     |          |
| Data rate<br>(Standard PCS)   | —  | 600                          | —                   | 12200 | 600                          | —                   | 12200 | 600                          | —                   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps     |
| Data rate<br>(10G PCS)  | —  | 600                          | —                   | 14100 | 600                          | —                   | 12500 | 600                          | —                   | 8500/<br>10312.5<br><sup>(24)</sup> | Mbps     |
| Differential on-<br>chip termination<br>resistors                     | 85- $\Omega$<br>setting                                    | —                            | 85 $\pm$<br>20%     | —     | —                            | 85 $\pm$<br>20%     | —     | —                            | 85 $\pm$<br>20%     | —                                   | $\Omega$ |
|   | 100- $\Omega$<br>setting                                   | —                            | 100<br>$\pm$<br>20% | —     | —                            | 100<br>$\pm$<br>20% | —     | —                            | 100<br>$\pm$<br>20% | —                                   | $\Omega$ |
|   | 120- $\Omega$<br>setting                                   | —                            | 120<br>$\pm$<br>20% | —     | —                            | 120<br>$\pm$<br>20% | —     | —                            | 120<br>$\pm$<br>20% | —                                   | $\Omega$ |
|   | 150- $\Omega$<br>setting                                   | —                            | 150<br>$\pm$<br>20% | —     | —                            | 150<br>$\pm$<br>20% | —     | —                            | 150<br>$\pm$<br>20% | —                                   | $\Omega$ |
| V <sub>OCM</sub> (AC<br>coupled)                                      | 0.65-V<br>setting  | —                            | 650                 | —     | —                            | 650                 | —     | —                            | 650                 | —                                   | mV       |
| V <sub>OCM</sub> (DC<br>coupled)                                      | —  | —                            | 650                 | —     | —                            | 650                 | —     | —                            | 650                 | —                                   | mV       |
| Rise time <sup>(7)</sup>  | 20% to 80%   | 30                           | —                   | 160   | 30                           | —                   | 160   | 30                           | —                   | 160                                 | ps       |
| Fall time <sup>(7)</sup>  | 80% to 20%   | 30                           | —                   | 160   | 30                           | —                   | 160   | 30                           | —                   | 160                                 | ps       |
| Intra-differential<br>pair skew                                       | Tx V <sub>CM</sub> =<br>0.5 V and<br>slew rate of<br>15 ps | —                            | —                   | 15    | —                            | —                   | 15    | —                            | —                   | 15                                  | ps       |
| Intra-transceiver<br>block transmitter<br>channel-to-<br>channel skew | x6 PMA<br>bonded mode                                      | —                            | —                   | 120   | —                            | —                   | 120   | —                            | —                   | 120                                 | ps       |

**Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 6 of 7)**

| Symbol/<br>Description  | Conditions                                   | Transceiver Speed<br>Grade 1 |     |                               | Transceiver Speed<br>Grade 2 |     |                               | Transceiver Speed<br>Grade 3 |     |                               | Unit |
|---|--|------------------------------|-----|-------------------------------|------------------------------|-----|-------------------------------|------------------------------|-----|-------------------------------|------|
|   |  | Min                          | Typ | Max                           | Min                          | Typ | Max                           | Min                          | Typ | Max                           |      |
| Inter-transceiver<br>block transmitter<br>channel-to-<br>channel skew | xN PMA<br>bonded mode                        | —                            | —   | 500                           | —                            | —   | 500                           | —                            | —   | 500                           | ps   |
| <b>CMU PLL</b>  |  |                              |     |                               |                              |     |                               |                              |     |                               |      |
| Supported Data<br>Range   | —  | 600                          | —   | 12500                         | 600                          | —   | 12500                         | 600                          | —   | 8500/<br>10312.5<br>(24)      | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —  | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                             | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —  | —                            | —   | 10                            | —                            | —   | 10                            | —                            | —   | 10                            | μs   |
| <b>ATX PLL</b>  |  |                              |     |                               |                              |     |                               |                              |     |                               |      |
| Supported Data<br>Rate Range  | VCO<br>post-divider<br>L=2                   | 8000                         | —   | 14100                         | 8000                         | —   | 12500                         | 8000                         | —   | 8500/<br>10312.5<br>(24)      | Mbps |
|   | L=4  | 4000                         | —   | 7050                          | 4000                         | —   | 6600                          | 4000                         | —   | 6600                          | Mbps |
|   | L=8  | 2000                         | —   | 3525                          | 2000                         | —   | 3300                          | 2000                         | —   | 3300                          | Mbps |
|   | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000                         | —   | 1762.5                        | 1000                         | —   | 1762.5                        | 1000                         | —   | 1762.5                        | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —  | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                             | μs   |
| t <sub>pll_lock</sub> <sup>(16)</sup>                                 | —  | —                            | —   | 10                            | —                            | —   | 10                            | —                            | —   | 10                            | μs   |
| <b>fPLL</b>   |  |                              |     |                               |                              |     |                               |                              |     |                               |      |
| Supported Data<br>Range   | —  | 600                          | —   | 3250/<br>3125 <sup>(25)</sup> | 600                          | —   | 3250/<br>3125 <sup>(25)</sup> | 600                          | —   | 3250/<br>3125 <sup>(25)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(15)</sup>                            | —  | 1                            | —   | —                             | 1                            | —   | —                             | 1                            | —   | —                             | μs   |

Table 25 shows the approximate maximum data rate using the standard PCS.

**Table 25. Stratix V Standard PCS Approximate Maximum Date Rate <sup>(1)</sup>, <sup>(3)</sup>**

| Mode <sup>(2)</sup> | Transceiver Speed Grade | PMA Width                             | 20      | 20      | 16      | 16      | 10  | 10  | 8    | 8    |
|---------------------|-------------------------|---------------------------------------|---------|---------|---------|---------|-----|-----|------|------|
|                     |                         | PCS/Core Width                        | 40      | 20      | 32      | 16      | 20  | 10  | 16   | 8    |
| FIFO                | 1                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     |                         | C3, I3, I3L core speed grade          | 9.8     | 9.0     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 8.5     | 8.5     | 8.5     | 8.5     | 6.5 | 5.8 | 5.2  | 4.72 |
|                     |                         | I3YY core speed grade                 | 10.3125 | 10.3125 | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |                         | C3, I3, I3L core speed grade          | 8.5     | 8.5     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |                         | C4, I4 core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.8 | 4.2 | 3.84 | 3.44 |
| Register            | 1                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     |                         | C3, I3, I3L core speed grade          | 9.8     | 9.0     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
|                     |                         | I3YY core speed grade                 | 10.3125 | 10.3125 | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |                         | C3, I3, I3L core speed grade          | 8.5     | 8.5     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |                         | C4, I4 core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.4 | 4.1 | 3.52 | 3.28 |

**Notes to Table 25:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.
- (3) The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

Table 26 shows the approximate maximum data rate using the 10G PCS.

**Table 26. Stratix V 10G PCS Approximate Maximum Data Rate <sup>(1)</sup>**

| Mode <sup>(2)</sup> | Transceiver Speed Grade | PMA Width                             | 64           | 40    | 40    | 40   | 32       | 32    |
|---------------------|-------------------------|---------------------------------------|--------------|-------|-------|------|----------|-------|
|                     |                         | PCS Width                             | 64           | 66/67 | 50    | 40   | 64/66/67 | 32    |
| FIFO or Register    | 1                       | C1, C2, C2L, I2, I2L core speed grade | 14.1         | 14.1  | 10.69 | 14.1 | 13.6     | 13.6  |
|                     | 2                       | C1, C2, C2L, I2, I2L core speed grade | 12.5         | 12.5  | 10.69 | 12.5 | 12.5     | 12.5  |
|                     |                         | C3, I3, I3L core speed grade          | 12.5         | 12.5  | 10.69 | 12.5 | 10.88    | 10.88 |
|                     | 3                       | C1, C2, C2L, I2, I2L core speed grade | 8.5 Gbps     |       |       |      |          |       |
|                     |                         | C3, I3, I3L core speed grade          |              |       |       |      |          |       |
|                     |                         | C4, I4 core speed grade               |              |       |       |      |          |       |
|                     |                         | I3YY core speed grade                 | 10.3125 Gbps |       |       |      |          |       |

**Notes to Table 26:**

- (1) The maximum data rate is in Gbps.
- (2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Figure 2 shows the differential transmitter output waveform.

**Figure 2. Differential Transmitter Output Waveform**




Figure 3 shows the Stratix V AC gain curves for GX channels.

**Figure 3. AC Gain Curves for GX Channels (full bandwidth)**



Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.



**Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5) <sup>(1)</sup>**

| Symbol/<br>Description  | Conditions  | Transceiver<br>Speed Grade 2                         |               |        | Transceiver<br>Speed Grade 3 |               |        | Unit     |
|---|---|--|---------------|--------|------------------------------|---------------|--------|----------|
|   |   | Min  | Typ           | Max    | Min                          | Typ           | Max    |          |
| Transmitter REFCLK<br>Phase Noise (622<br>MHz) <sup>(18)</sup>  | 100 Hz  | —  | —             | -70    | —                            | —             | -70    | dBc/Hz   |
|   | 1 kHz   | —  | —             | -90    | —                            | —             | -90    |          |
|   | 10 kHz  | —  | —             | -100   | —                            | —             | -100   |          |
|   | 100 kHz   | —  | —             | -110   | —                            | —             | -110   |          |
|   | ≥ 1 MHz   | —  | —             | -120   | —                            | —             | -120   |          |
| Transmitter REFCLK<br>Phase Jitter (100<br>MHz) <sup>(15)</sup>   | 10 kHz to<br>1.5 MHz<br>(PCIe)  | —  | —             | 3      | —                            | —             | 3      | ps (rms) |
| RREF <sup>(17)</sup>  | —   | —  | 1800<br>± 1%  | —      | —                            | 1800<br>± 1%  | —      | Ω        |
| <b>Transceiver Clocks</b>   |   |  |               |        |                              |               |        |          |
| fixedclk clock<br>frequency   | PCIe<br>Receiver<br>Detect  | —  | 100 or<br>125 | —      | —                            | 100 or<br>125 | —      | MHz      |
| Reconfiguration clock<br>(mgmt_clk_clk)<br>frequency  | —   | 100  | —             | 125    | 100                          | —             | 125    | MHz      |
| <b>Receiver</b>   |   |  |               |        |                              |               |        |          |
| Supported I/O<br>Standards  | —   | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |               |        |                              |               |        |          |
| Data rate<br>(Standard PCS) <sup>(21)</sup>   | GX channels   | 600  | —             | 8500   | 600                          | —             | 8500   | Mbps     |
| Data rate<br>(10G PCS) <sup>(21)</sup>  | GX channels   | 600  | —             | 12,500 | 600                          | —             | 12,500 | Mbps     |
| Data rate   | GT channels   | 19,600   | —             | 28,050 | 19,600                       | —             | 25,780 | Mbps     |
| Absolute V <sub>MAX</sub> for a<br>receiver pin <sup>(3)</sup>  | GT channels   | —  | —             | 1.2    | —                            | —             | 1.2    | V        |
| Absolute V <sub>MIN</sub> for a<br>receiver pin   | GT channels   | -0.4   | —             | —      | -0.4                         | —             | —      | V        |
| Maximum peak-to-peak<br>differential input<br>voltage V <sub>ID</sub> (diff p-p)<br>before device<br>configuration <sup>(20)</sup>                  | GT channels   | —  | —             | 1.6    | —                            | —             | 1.6    | V        |
|   | GX channels   | <sup>(8)</sup>                                       |               |        |                              |               |        |          |
| Maximum peak-to-peak<br>differential input<br>voltage V <sub>ID</sub> (diff p-p)<br>after device<br>configuration <sup>(16)</sup> , <sup>(20)</sup> | GT channels<br>V <sub>CCR_GTB</sub> =<br>1.05 V<br>(V <sub>ICM</sub> =<br>0.65 V) | —  | —             | 2.2    | —                            | —             | 2.2    | V        |
|   | GX channels   | <sup>(8)</sup>                                       |               |        |                              |               |        |          |
| Minimum differential<br>eye opening at receiver<br>serial input pins <sup>(4)</sup> , <sup>(20)</sup>   | GT channels   | 200  | —             | —      | 200                          | —             | —      | mV       |
|   | GX channels   | <sup>(8)</sup>                                       |               |        |                              |               |        |          |

**Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)**

| Symbol   | Parameter  | Min  | Typ     | Max  | Unit      |
|--|--|------|---------|--|-----------|
| $t_{\text{INCCJ}}$ <sup>(3), (4)</sup>             | Input clock cycle-to-cycle jitter ( $f_{\text{REF}} \geq 100$ MHz)   | —    | —       | 0.15   | UI (p-p)  |
|  | Input clock cycle-to-cycle jitter ( $f_{\text{REF}} < 100$ MHz)  | −750 | —       | +750   | ps (p-p)  |
| $t_{\text{OUTPJ\_DC}}$ <sup>(5)</sup>              | Period Jitter for dedicated clock output ( $f_{\text{OUT}} \geq 100$ MHz)                                    | —    | —       | 175 <sup>(1)</sup>                           | ps (p-p)  |
|  | Period Jitter for dedicated clock output ( $f_{\text{OUT}} < 100$ MHz)                                       | —    | —       | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| $t_{\text{FOUTPJ\_DC}}$ <sup>(5)</sup>             | Period Jitter for dedicated clock output in fractional PLL ( $f_{\text{OUT}} \geq 100$ MHz)                  | —    | —       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
|  | Period Jitter for dedicated clock output in fractional PLL ( $f_{\text{OUT}} < 100$ MHz)                     | —    | —       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| $t_{\text{OUTCCJ\_DC}}$ <sup>(5)</sup>             | Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{\text{OUT}} \geq 100$ MHz)                          | —    | —       | 175  | ps (p-p)  |
|  | Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{\text{OUT}} < 100$ MHz)                             | —    | —       | 17.5   | mUI (p-p) |
| $t_{\text{FOUTCCJ\_DC}}$ <sup>(5)</sup>            | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{\text{OUT}} \geq 100$ MHz)        | —    | —       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
|  | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{\text{OUT}} < 100$ MHz)+          | —    | —       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| $t_{\text{OUTPJ\_IO}}$ <sup>(5), (8)</sup>         | Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{\text{OUT}} \geq 100$ MHz)            | —    | —       | 600  | ps (p-p)  |
|  | Period Jitter for a clock output on a regular I/O ( $f_{\text{OUT}} < 100$ MHz)                              | —    | —       | 60   | mUI (p-p) |
| $t_{\text{FOUTPJ\_IO}}$ <sup>(5), (8), (11)</sup>  | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}} \geq 100$ MHz)         | —    | —       | 600 <sup>(10)</sup>                          | ps (p-p)  |
|  | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}} < 100$ MHz)            | —    | —       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| $t_{\text{OUTCCJ\_IO}}$ <sup>(5), (8)</sup>        | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{\text{OUT}} \geq 100$ MHz)    | —    | —       | 600  | ps (p-p)  |
|  | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{\text{OUT}} < 100$ MHz)       | —    | —       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| $t_{\text{FOUTCCJ\_IO}}$ <sup>(5), (8), (11)</sup> | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}} \geq 100$ MHz) | —    | —       | 600 <sup>(10)</sup>                          | ps (p-p)  |
|  | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}} < 100$ MHz)    | —    | —       | 60   | mUI (p-p) |
| $t_{\text{CASC\_OUTPJ\_DC}}$ <sup>(5), (6)</sup>   | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{\text{OUT}} \geq 100$ MHz)                 | —    | —       | 175  | ps (p-p)  |
|  | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{\text{OUT}} < 100$ MHz)                    | —    | —       | 17.5   | mUI (p-p) |
| $f_{\text{DRIFT}}$                                 | Frequency drift after PFDENA is disabled for a duration of 100 $\mu$ s                                       | —    | —       | $\pm 10$                                     | %         |
| $dK_{\text{BIT}}$                                  | Bit number of Delta Sigma Modulator (DSM)  | 8    | 24      | 32   | Bits      |
| $K_{\text{VALUE}}$                                 | Numerator of Fraction  | 128  | 8388608 | 2147483648                                   | —         |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 2 of 4)**

| Symbol   | Conditions  | C1  |     |      | C2, C2L, I2, I2L |     |      | C3, I3, I3L, I3YY |     |      | C4,I4 |     |      | Unit |
|--|---|-----|-----|------|------------------|-----|------|-------------------|-----|------|-------|-----|------|------|
|  |   | Min | Typ | Max  | Min              | Typ | Max  | Min               | Typ | Max  | Min   | Typ | Max  |      |
| Transmitter  |   |     |     |      |                  |     |      |                   |     |      |       |     |      |      |
| True Differential I/O Standards - f <sub>HSDR</sub> (data rate)  | SERDES factor J = 3 to 10 <sup>(9), (11), (12), (13), (14), (15), (16)</sup>  | (6) | —   | 1600 | (6)              | —   | 1434 | (6)               | —   | 1250 | (6)   | —   | 1050 | Mbps |
|  | SERDES factor J ≥ 4<br><br>LVDS TX with DPA <sup>(12), (14), (15), (16)</sup> | (6) | —   | 1600 | (6)              | —   | 1600 | (6)               | —   | 1600 | (6)   | —   | 1250 | Mbps |
|  | SERDES factor J = 2,<br>uses DDR Registers                                    | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
|  | SERDES factor J = 1,<br>uses SDR Register                                     | (6) | —   | (7)  | (6)              | —   | (7)  | (6)               | —   | (7)  | (6)   | —   | (7)  | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) <sup>(10)</sup> | SERDES factor J = 4 to 10 <sup>(17)</sup>                                     | (6) | —   | 1100 | (6)              | —   | 1100 | (6)               | —   | 840  | (6)   | —   | 840  | Mbps |
| t <sub>x Jitter</sub> - True Differential I/O Standards  | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 160  | —                | —   | 160  | —                 | —   | 160  | —     | —   | 160  | ps   |
|  | Total Jitter for Data Rate < 600 Mbps   | —   | —   | 0.1  | —                | —   | 0.1  | —                 | —   | 0.1  | —     | —   | 0.1  | UI   |
| t <sub>x Jitter</sub> - Emulated Differential I/O Standards with Three External Output Resistor Network                          | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps                               | —   | —   | 300  | —                | —   | 300  | —                 | —   | 300  | —     | —   | 325  | ps   |
|  | Total Jitter for Data Rate < 600 Mbps   | —   | —   | 0.2  | —                | —   | 0.2  | —                 | —   | 0.2  | —     | —   | 0.25 | UI   |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 3 of 4)**

| Symbol   | Conditions  | C1             |     |                | C2, C2L, I2, I2L |     |                | C3, I3, I3L, I3YY |     |                | C4, I4         |     |                | Unit |
|--|---|----------------|-----|----------------|------------------|-----|----------------|-------------------|-----|----------------|----------------|-----|----------------|------|
|  |   | Min            | Typ | Max            | Min              | Typ | Max            | Min               | Typ | Max            | Min            | Typ | Max            |      |
| $t_{DUTY}$   | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards   | 45             | 50  | 55             | 45               | 50  | 55             | 45                | 50  | 55             | 45             | 50  | 55             | %    |
| $t_{RISE}$ & $t_{FALL}$                                    | True Differential I/O Standards   | —              | —   | 160            | —                | —   | 160            | —                 | —   | 200            | —              | —   | 200            | ps   |
|  | Emulated Differential I/O Standards with three external output resistor networks  | —              | —   | 250            | —                | —   | 250            | —                 | —   | 250            | —              | —   | 300            | ps   |
| TCCS   | True Differential I/O Standards   | —              | —   | 150            | —                | —   | 150            | —                 | —   | 150            | —              | —   | 150            | ps   |
|  | Emulated Differential I/O Standards   | —              | —   | 300            | —                | —   | 300            | —                 | —   | 300            | —              | —   | 300            | ps   |
| <b>Receiver</b>  |   |                |     |                |                  |     |                |                   |     |                |                |     |                |      |
| True Differential I/O Standards - $f_{HSDRDP}$ (data rate) | SERDES factor J = 3 to 10 <sup>(11)</sup> , <sup>(12)</sup> , <sup>(13)</sup> , <sup>(14)</sup> , <sup>(15)</sup> , <sup>(16)</sup> | 150            | —   | 1434           | 150              | —   | 1434           | 150               | —   | 1250           | 150            | —   | 1050           | Mbps |
|  | SERDES factor J $\geq 4$  | 150            | —   | 1600           | 150              | —   | 1600           | 150               | —   | 1600           | 150            | —   | 1250           | Mbps |
|  | LVDS RX with DPA <sup>(12)</sup> , <sup>(14)</sup> , <sup>(15)</sup> , <sup>(16)</sup>  | 150            | —   | 1600           | 150              | —   | 1600           | 150               | —   | 1600           | 150            | —   | 1250           | Mbps |
|  | SERDES factor J = 2, uses DDR Registers   | <sup>(6)</sup> | —   | <sup>(7)</sup> | <sup>(6)</sup>   | —   | <sup>(7)</sup> | <sup>(6)</sup>    | —   | <sup>(7)</sup> | <sup>(6)</sup> | —   | <sup>(7)</sup> | Mbps |
|  | SERDES factor J = 1, uses SDR Register  | <sup>(6)</sup> | —   | <sup>(7)</sup> | <sup>(6)</sup>   | —   | <sup>(7)</sup> | <sup>(6)</sup>    | —   | <sup>(7)</sup> | <sup>(6)</sup> | —   | <sup>(7)</sup> | Mbps |

**Table 36. High-Speed I/O Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 4 of 4)**

| Symbol                        | Conditions                              | C1  |     |           | C2, C2L, I2, I2L |     |           | C3, I3, I3L, I3YY |     |           | C4, I4 |     |           | Unit     |
|-------------------------------|---|-----|-----|-----------|------------------|-----|-----------|-------------------|-----|-----------|--------|-----|-----------|----------|
|                               |   | Min | Typ | Max       | Min              | Typ | Max       | Min               | Typ | Max       | Min    | Typ | Max       |          |
| f <sub>HSDR</sub> (data rate) | SERDES factor J = 3 to 10               | (6) | —   | (8)       | (6)              | —   | (8)       | (6)               | —   | (8)       | (6)    | —   | (8)       | Mbps     |
|                               | SERDES factor J = 2, uses DDR Registers | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps     |
|                               | SERDES factor J = 1, uses SDR Register  | (6) | —   | (7)       | (6)              | —   | (7)       | (6)               | —   | (7)       | (6)    | —   | (7)       | Mbps     |
| <b>DPA Mode</b>               |   |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| DPA run length                | —                                       | —   | —   | 1000<br>0 | —                | —   | 1000<br>0 | —                 | —   | 1000<br>0 | —      | —   | 1000<br>0 | UI       |
| <b>Soft CDR mode</b>          |   |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| Soft-CDR PPM tolerance        | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ±<br>PPM |
| <b>Non DPA Mode</b>           |   |     |     |           |                  |     |           |                   |     |           |        |     |           |          |
| Sampling Window               | —                                       | —   | —   | 300       | —                | —   | 300       | —                 | —   | 300       | —      | —   | 300       | ps       |

**Notes to Table 36:**

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (f<sub>OUT</sub>) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F<sub>MAX</sub> specification is based on the fast clock used for serial data. The interface F<sub>MAX</sub> is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

**Table 42. Memory Output Clock Jitter Specification for Stratix V Devices <sup>(1)</sup>, (Part 2 of 2) <sup>(2)</sup>, <sup>(3)</sup>**

| Clock Network | Parameter                    | Symbol          | C1    |      | C2, C2L, I2, I2L |      | C3, I3, I3L, I3YY |     | C4,I4 |     | Unit |
|---------------|------------------------------|-----------------|-------|------|------------------|------|-------------------|-----|-------|-----|------|
|               |                              |                 | Min   | Max  | Min              | Max  | Min               | Max | Min   | Max |      |
| PHY Clock     | Clock period jitter          | $t_{JIT(per)}$  | -25   | 25   | -25              | 25   | -30               | 30  | -35   | 35  | ps   |
|               | Cycle-to-cycle period jitter | $t_{JIT(cc)}$   | -50   | 50   | -50              | 50   | -60               | 60  | -70   | 70  | ps   |
|               | Duty cycle jitter            | $t_{JIT(duty)}$ | -37.5 | 37.5 | -37.5            | 37.5 | -45               | 45  | -56   | 56  | ps   |

**Notes to Table 42:**

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

**OCT Calibration Block Specifications**

Table 43 lists the OCT calibration block specifications for Stratix V devices.

**Table 43. OCT Calibration Block Specifications for Stratix V Devices**

| Symbol         | Description   | Min | Typ  | Max | Unit   |
|----------------|---|-----|------|-----|--------|
| OCTUSRCLK      | Clock required by the OCT calibration blocks  | —   | —    | 20  | MHz    |
| $T_{OCTCAL}$   | Number of OCTUSRCLK clock cycles required for OCT $R_S/R_T$ calibration   | —   | 1000 | —   | Cycles |
| $T_{OCTSHIFT}$ | Number of OCTUSRCLK clock cycles required for the OCT code to shift out   | —   | 32   | —   | Cycles |
| $T_{RS\_RT}$   | Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | —   | 2.5  | —   | ns     |

Figure 10 shows the timing diagram for the `oe` and `dyn_term_ctrl` signals.

**Figure 10. Timing Diagram for `oe` and `dyn_term_ctrl` Signals**

**Table 48. Minimum Configuration Time Estimation for Stratix V Devices**

| Variant | Member Code | Active Serial <sup>(1)</sup> |            |                     | Fast Passive Parallel <sup>(2)</sup> |            |                     |
|---------|-------------|------------------------------|------------|---------------------|--------------------------------------|------------|---------------------|
|         |             | Width                        | DCLK (MHz) | Min Config Time (s) | Width                                | DCLK (MHz) | Min Config Time (s) |
| GS      | D3          | 4                            | 100        | 0.344               | 32                                   | 100        | 0.043               |
|         | D4          | 4                            | 100        | 0.534               | 32                                   | 100        | 0.067               |
|         |             | 4                            | 100        | 0.344               | 32                                   | 100        | 0.043               |
|         | D5          | 4                            | 100        | 0.534               | 32                                   | 100        | 0.067               |
|         | D6          | 4                            | 100        | 0.741               | 32                                   | 100        | 0.093               |
|         | D8          | 4                            | 100        | 0.741               | 32                                   | 100        | 0.093               |
| E       | E9          | 4                            | 100        | 0.857               | 32                                   | 100        | 0.107               |
|         | EB          | 4                            | 100        | 0.857               | 32                                   | 100        | 0.107               |

**Notes to Table 48:**

(1) DCLK frequency of 100 MHz using external CLKUSR.

(2) Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

## Fast Passive Parallel Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Stratix V devices.

### DCLK-to-DATA[] Ratio for FPP Configuration

FPP configuration requires a different DCLK-to-DATA [] ratio when you enable the design security, decompression, or both features. Table 49 lists the DCLK-to-DATA [] ratio for each combination.

**Table 49. DCLK-to-DATA[] Ratio <sup>(1)</sup> (Part 1 of 2)**

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|----------------------|---------------|-----------------|----------------------|
| FPP ×8               | Disabled      | Disabled        | 1                    |
|                      | Disabled      | Enabled         | 1                    |
|                      | Enabled       | Disabled        | 2                    |
|                      | Enabled       | Enabled         | 2                    |
| FPP ×16              | Disabled      | Disabled        | 1                    |
|                      | Disabled      | Enabled         | 2                    |
|                      | Enabled       | Disabled        | 4                    |
|                      | Enabled       | Enabled         | 4                    |

**Table 49. DCLK-to-DATA[] Ratio <sup>(1)</sup> (Part 2 of 2)**

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|----------------------|---------------|-----------------|----------------------|
| FPP ×32              | Disabled      | Disabled        | 1                    |
|                      | Disabled      | Enabled         | 4                    |
|                      | Enabled       | Disabled        | 8                    |
|                      | Enabled       | Enabled         | 8                    |

**Note to Table 49:**

- (1) Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

**Figure 11. Single Device FPP Configuration Using an External Host****Notes to Figure 11:**

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device.  $V_{CCPGM}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with  $V_{CCPGM}$ .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA[7..0]. If you use FPP ×16, use DATA[15..0].



## FPP Configuration Timing when DCLK-to-DATA [] = 1


Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is 1.

**Figure 12. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 <sup>(1), (2)</sup>**



### Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA [] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP x16, use DATA [15..0]. For FPP x8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

**Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)****Notes to Figure 13:**

- (1) Use this timing waveform and parameters when the DCLK-to-DATA[] ratio is >1. To find out the DCLK-to-DATA[] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA[31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

**Table 54. PS Timing Parameters for Stratix V Devices**

| Symbol                     | Parameter   | Minimum   | Maximum              | Units   |
|----------------------------|---|---|----------------------|---------|
| $t_{CF2CD}$                | nCONFIG low to CONF_DONE low                      | —   | 600                  | ns      |
| $t_{CF2ST0}$               | nCONFIG low to nSTATUS low                        | —   | 600                  | ns      |
| $t_{CFG}$                  | nCONFIG low pulse width                           | 2   | —                    | $\mu$ s |
| $t_{STATUS}$               | nSTATUS low pulse width                           | 268   | 1,506 <sup>(1)</sup> | $\mu$ s |
| $t_{CF2ST1}$               | nCONFIG high to nSTATUS high                      | —   | 1,506 <sup>(2)</sup> | $\mu$ s |
| $t_{CF2CK}$ <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506   | —                    | $\mu$ s |
| $t_{ST2CK}$ <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2   | —                    | $\mu$ s |
| $t_{DSU}$                  | DATA [] setup time before rising edge on DCLK     | 5.5   | —                    | ns      |
| $t_{DH}$                   | DATA [] hold time after rising edge on DCLK       | 0   | —                    | ns      |
| $t_{CH}$                   | DCLK high time                                    | $0.45 \times 1/f_{MAX}$   | —                    | s       |
| $t_{CL}$                   | DCLK low time                                     | $0.45 \times 1/f_{MAX}$   | —                    | s       |
| $t_{CLK}$                  | DCLK period                                       | $1/f_{MAX}$   | —                    | s       |
| $f_{MAX}$                  | DCLK frequency                                    | —   | 125                  | MHz     |
| $t_{CD2UM}$                | CONF_DONE high to user mode <sup>(3)</sup>        | 175   | 437                  | $\mu$ s |
| $t_{CD2CU}$                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period   | —                    | —       |
| $t_{CD2UMC}$               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$ <sup>(4)</sup> | —                    | —       |

**Notes to Table 54:**

- (1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the “Initialization” section.
- (5) If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

## Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

**Table 55. Initialization Clock Source Option and the Maximum Frequency**

| Initialization Clock Source | Configuration Schemes      | Maximum Frequency | Minimum Number of Clock Cycles <sup>(1)</sup> |
|-----------------------------|----------------------------|-------------------|---|
| Internal Oscillator         | AS, PS, FPP                | 12.5 MHz          | 8576  |
| CLKUSR                      | AS, PS, FPP <sup>(2)</sup> | 125 MHz           |   |
| DCLK                        | PS, FPP                    | 125 MHz           |   |

**Notes to Table 55:**

- (1) The minimum number of clock cycles required for device initialization.
- (2) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

**Table 58. IOE Programmable Delay for Stratix V Devices (Part 2 of 2)**

| Parameter<br>(1) | Available<br>Settings | Min<br>Offset<br>(2) | Fast Model |            | Slow Model |       |       |       |       |             |       |      |
|------------------|-----------------------|----------------------|------------|------------|------------|-------|-------|-------|-------|-------------|-------|------|
|                  |                       |                      | Industrial | Commercial | C1         | C2    | C3    | C4    | I2    | I3,<br>I3YY | I4    | Unit |
| D3               | 8                     | 0                    | 1.587      | 1.699      | 2.793      | 2.793 | 2.992 | 3.192 | 2.811 | 3.047       | 3.257 | ns   |
| D4               | 64                    | 0                    | 0.464      | 0.492      | 0.838      | 0.838 | 0.924 | 1.011 | 0.843 | 0.920       | 1.006 | ns   |
| D5               | 64                    | 0                    | 0.464      | 0.493      | 0.838      | 0.838 | 0.924 | 1.011 | 0.844 | 0.921       | 1.006 | ns   |
| D6               | 32                    | 0                    | 0.229      | 0.244      | 0.415      | 0.415 | 0.458 | 0.503 | 0.418 | 0.456       | 0.499 | ns   |

**Notes to Table 58:**

- (1) You can set this value in the Quartus II software by selecting **D1**, **D2**, **D3**, **D5**, and **D6** in the **Assignment Name** column of **Assignment Editor**.
- (2) Minimum offset does not include the intrinsic delay.

## Programmable Output Buffer Delay

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

**Table 59. Programmable Output Buffer Delay for Stratix V Devices (1)**

| Symbol              | Parameter                        | Typical     | Unit |
|---------------------|----------------------------------|-------------|------|
| D <sub>OUTBUF</sub> | Rising and/or falling edge delay | 0 (default) | ps   |
|                     |                                  | 25          | ps   |
|                     |                                  | 50          | ps   |
|                     |                                  | 75          | ps   |

**Note to Table 59:**

- (1) You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

## Glossary

Table 60 lists the glossary for this chapter.

**Table 60. Glossary (Part 1 of 4)**

| Letter   | Subject              | Definitions   |
|----------|----------------------|---|
| <b>A</b> | —                    | —   |
| <b>B</b> |                      |   |
| <b>C</b> |                      |   |
| <b>D</b> | —                    | —   |
| <b>E</b> | —                    | —   |
| <b>F</b> | f <sub>HCLK</sub>    | Left and right PLL input clock frequency.   |
|          | f <sub>HSDR</sub>    | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA. |
|          | f <sub>HSDRDPA</sub> | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.  |

**Table 61. Document Revision History (Part 2 of 3)**

| Date          | Version | Changes  |
|---------------|---------|--|
| November 2014 | 3.3     | <ul style="list-style-type: none"> <li>■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1.</li> <li>■ Added the I3YY speed grade to the <math>V_{CC}</math> description in Table 6.</li> <li>■ Added the I3YY speed grade to <math>V_{CCHIP\_L}</math>, <math>V_{CCHIP\_R}</math>, <math>V_{CCHSSI\_L}</math>, and <math>V_{CCHSSI\_R}</math> descriptions in Table 7.</li> <li>■ Added 240-<math>\Omega</math> to Table 11.</li> <li>■ Changed CDR PPM tolerance in Table 23.</li> <li>■ Added additional max data rate for fPLL in Table 23.</li> <li>■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25.</li> <li>■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26.</li> <li>■ Changed CDR PPM tolerance in Table 28.</li> <li>■ Added additional max data rate for fPLL in Table 28.</li> <li>■ Changed the mode descriptions for MLAB and M20K in Table 33.</li> <li>■ Changed the Max value of <math>f_{HCLK\_OUT}</math> for the C2, C2L, I2, I2L speed grades in Table 36.</li> <li>■ Changed the frequency ranges for C1 and C2 in Table 39.</li> <li>■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47.</li> <li>■ Added note about nSTATUS to Table 50, Table 51, Table 54.</li> <li>■ Changed the available settings in Table 58.</li> <li>■ Changed the note in “Periphery Performance”.</li> <li>■ Updated the “I/O Standard Specifications” section.</li> <li>■ Updated the “Raw Binary File Size” section.</li> <li>■ Updated the receiver voltage input range in Table 22.</li> <li>■ Updated the max frequency for the LVDS clock network in Table 36.</li> <li>■ Updated the DCLK note to Figure 11.</li> <li>■ Updated Table 23 <math>VO_{CM}</math> (DC Coupled) condition.</li> <li>■ Updated Table 6 and Table 7.</li> <li>■ Added the DCLK specification to Table 55.</li> <li>■ Updated the notes for Table 47.</li> <li>■ Updated the list of parameters for Table 56.</li> </ul> |
| November 2013 | 3.2     | ■ Updated Table 28   |
| November 2013 | 3.1     | ■ Updated Table 33   |
| November 2013 | 3.0     | ■ Updated Table 23 and Table 28  |
| October 2013  | 2.9     | ■ Updated the “Transceiver Characterization” section   |
| October 2013  | 2.8     | <ul style="list-style-type: none"> <li>■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59</li> <li>■ Added Figure 1 and Figure 3</li> <li>■ Added the “Transceiver Characterization” section</li> <li>■ Removed all “Preliminary” designations.</li> </ul>  |