# E·XFL

### Intel - 5SGXEA5N2F45C2LN Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Detuns	
Product Status	Obsolete
Number of LABs/CLBs	185000
Number of Logic Elements/Cells	490000
Total RAM Bits	46080000
Number of I/O	840
Number of Gates	-
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1932-BBGA, FCBGA
Supplier Device Package	1932-FBGA, FC (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5sgxea5n2f45c2ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

			Calibration Accuracy				
Symbol	Description	Conditions	C1	C2,12	C3,I3, I3YY	-10 to +40	Unit
50-Ω R <sub>S</sub>	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CCI0</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	±15	±15	%
34-Ω and 40-Ω R <sub>S</sub>	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	V <sub>CCI0</sub> = 1.5, 1.35, 1.25, 1.2 V	±15	±15	±15	±15	%
48-Ω, 60-Ω, 80-Ω, and 240-Ω R <sub>S</sub>	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)	V <sub>CCI0</sub> = 1.2 V	±15	±15	±15	±15	%
50-Ω R <sub>T</sub>	Internal parallel termination with calibration (50-Ω setting)	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2 V	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%
20- $Ω$ , 30- $Ω$ , 40- $Ω$ ,60- $Ω$ , and 120- $Ω$ R <sub>T</sub>	Internal parallel termination with calibration ( $20 \cdot \Omega$ , $30 \cdot \Omega$ , $40 \cdot \Omega$ , $60 \cdot \Omega$ , and $120 \cdot \Omega$ setting)	V <sub>CCI0</sub> = 1.5, 1.35, 1.25 V	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%
60-Ω and 120-Ω $R_T$	Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)	V <sub>CCI0</sub> = 1.2	-10 to +40	-10 to +40	-10 to +40	-10 to +40	%
$\begin{array}{l} \textbf{25-}\Omega\\ \textbf{R}_{S\_left\_shift} \end{array}$	Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)	V <sub>CCI0</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	±15	±15	%

Table 11. OCT Calibration Accurat	y Specifications for Stratix V Devices <sup>(1)</sup> (	(Part 2 of 2)
-----------------------------------	---	---------------

#### Note to Table 11:

(1) OCT calibration accuracy is valid at the time of calibration only.

Table 12 lists the Stratix V OCT without calibration resistance to PVT changes.

			Resistance Tolerance				
Symbol	Description	scriptionConditionsC1C2,I2C3, I3, I3YYC4, I4es termination bration (25- $\Omega$ V <sub>CCI0</sub> = 3.0 and 2.5 V±30±40±40es termination </th <th>Unit</th>	Unit				
25-Ω R, 50-Ω R <sub>S</sub>	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CCIO} = 3.0$ and 2.5 V	±30	±30	±40	±40	%
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	$V_{CCI0} = 1.8$ and 1.5 V	±30	±30	±40	±40	%
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCI0</sub> = 1.2 V	±35	±35	±50	±50	%

Symbol	Description	V <sub>CCIO</sub> (V)	Typical	Unit
dR/dT		3.0	0.189	
		2.5	0.208	
	OCT variation with temperature without recalibration	1.8	0.266	%/°C
	without robalibration	1.5	0.273	
		1.2	0.317	

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2)<sup>(1)</sup>

#### Note to Table 13:

(1) Valid for a  $V_{CCIO}$  range of  $\pm 5\%$  and a temperature range of 0° to 85°C.

#### **Pin Capacitance**

Table 14 lists the Stratix V device family pin capacitance.

#### Table 14. Pin Capacitance for Stratix V Devices

Symbol	Description	Value	Unit
C <sub>IOTB</sub>	Input capacitance on the top and bottom I/O pins	6	pF
C <sub>IOLR</sub>	Input capacitance on the left and right I/O pins	6	pF
C <sub>OUTFB</sub>	Input capacitance on dual-purpose clock output and feedback pins	6	рF

#### **Hot Socketing**

Table 15 lists the hot socketing specifications for Stratix V devices.

Table 15.	Hot Socketing Specifications for Stratix V Devices
-----------	--

Symbol	Description	Maximum
I <sub>IOPIN (DC)</sub>	DC current per I/O pin	300 μA
I <sub>IOPIN (AC)</sub>	AC current per I/O pin	8 mA <sup>(1)</sup>
I <sub>XCVR-TX (DC)</sub>	DC current per transceiver transmitter pin	100 mA
I <sub>XCVR-RX (DC)</sub>	DC current per transceiver receiver pin	50 mA

#### Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{10PIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

#### **Internal Weak Pull-Up Resistor**

Table 16 lists the weak pull-up resistor values for Stratix V devices.

Symbol	Description	V <sub>CCIO</sub> Conditions (V) <sup>(3)</sup>	Value <sup>(4)</sup>	Unit
R <sub>PU</sub>		3.0 ±5%	25	kΩ
		2.5 ±5%	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable	1.8 ±5%	25	kΩ
		1.5 ±5%	25	kΩ
	pull-up resistor option.	1.35 ±5%	25	kΩ
		1.25 ±5%		kΩ
		1.2 ±5%	25	kΩ

Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices (1), (2)

Notes to Table 16:

(1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.

(2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .

- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) These specifications are valid with a  $\pm 10\%$  tolerance to cover changes over PVT.

## I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to "Glossary" on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

I/O		V <sub>ccio</sub> (V)		V	L (V)	V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	IOL	I <sub>oh</sub>
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mÅ)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	$V_{CCI0} - 0.2$	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 * V <sub>CCI0</sub>	0.65 * V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.45	V <sub>CCI0</sub> – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 * V <sub>CCI0</sub>	0.65 * V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.25 * V <sub>CCI0</sub>	0.75 * V <sub>CCIO</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 * V <sub>CCI0</sub>	0.65 * V <sub>CCIO</sub>	V <sub>CCI0</sub> + 0.3	0.25 * V <sub>CCI0</sub>	0.75 * V <sub>CCI0</sub>	2	-2

Table 17. Single-Ended I/O Standards for Stratix V Devices

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V) V <sub>IH(AC)</sub> (V)		V <sub>ol</sub> (V)	V <sub>oh</sub> (V)	I (mA)	I <sub>oh</sub>
i/U Stanuaru	Min	Max	Min	Max	Max	Min	Max	Min	l <sub>oi</sub> (mA)	(mA)
HSTL-18 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	$V_{REF} - 0.2$	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> – 0.4	8	-8
HSTL-18 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> – 0.4	16	-16
HSTL-15 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> – 0.4	8	-8
HSTL-15 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> – 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> – 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	0.25* V <sub>CCI0</sub>	0.75* V <sub>CCI0</sub>	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> – 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	0.25* V <sub>CCIO</sub>	0.75* V <sub>CCI0</sub>	16	-16
HSUL-12	_	V <sub>REF</sub> – 0.13	V <sub>REF</sub> + 0.13	_	V <sub>REF</sub> – 0.22	V <sub>REF</sub> + 0.22	0.1* V <sub>CCIO</sub>	0.9* V <sub>CCI0</sub>	_	_

#### Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

Table 20. Differential SSTL I/O Standards for Stratix V Devices

I/O Standard		V <sub>ccio</sub> (V)		V <sub>SWIN</sub>	<sub>G(DC)</sub> (V)		V <sub>X(AC)</sub> (V)		V <sub>swing(</sub> ,	<sub>AC)</sub> (V)
ijo Stanuaru	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V <sub>CCI0</sub> + 0.6	V <sub>CCI0</sub> /2- 0.2	_	V <sub>CCI0</sub> /2 + 0.2	0.62	V <sub>CCI0</sub> + 0.6
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V <sub>CCI0</sub> + 0.6	V <sub>CCI0</sub> /2- 0.175	_	V <sub>CCI0</sub> /2 + 0.175	0.5	V <sub>CCI0</sub> + 0.6
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(1)	V <sub>CCI0</sub> /2- 0.15	_	V <sub>CCI0</sub> /2 + 0.15	0.35	_
SSTL-135 Class I, II	1.283	1.35	1.45	0.2	(1)	V <sub>CCI0</sub> /2- 0.15	V <sub>CCI0</sub> /2	V <sub>CCI0</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	2(V <sub>IL(AC)</sub> - V <sub>REF</sub> )
SSTL-125 Class I, II	1.19	1.25	1.31	0.18	(1)	V <sub>CCI0</sub> /2- 0.15	V <sub>CCI0</sub> /2	V <sub>CCI0</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	_
SSTL-12 Class I, II	1.14	1.2	1.26	0.18	_	V <sub>REF</sub> -0.15	V <sub>CCI0</sub> /2	V <sub>REF</sub> + 0.15	-0.30	0.30

Note to Table 20:

(1) The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)} \text{ and } V_{IL(DC)})$ .

I/O				V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)	
Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.78	_	1.12	0.78	_	1.12	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.68	_	0.9	0.68	_	0.9	0.4	_

- You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.
- **\*** For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

## **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

## **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23.	<b>Transceiver S</b>	necifications (	for Stratix	V GX and GS	Devices (1)	(Part 1 of 7)
	114113001101 0	poontoutions	IOI OUIUUA			(1 41 ( 1 01 1)

Symbol/ Description	Conditions	Trai	isceive Grade	r Speed 1	Trar	isceive Grade	r Speed 2	Trar	isceive Grade	r Speed 3	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
<b>Reference Clock</b>											
Supported I/O Standards	Dedicated reference clock pin	1.2-V	PCML,	1.4-V PCM	L, 1.5-V		, 2.5-V PCN HCSL	1L, Diffe	rential	LVPECL, L\	/DS, and
Standards	RX reference clock pin		1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS								
Input Reference Clock Frequency (CMU PLL) <sup>(8)</sup>	_	40	_	710	40	_	710	40	_	710	MHz
Input Reference Clock Frequency (ATX PLL) <sup>(8)</sup>	_	100		710	100		710	100	_	710	MHz
Rise time	Measure at ±60 mV of differential signal <sup>(26)</sup>	_	_	400	_	_	400	_	_	400	ps
Fall time	Measure at ±60 mV of differential signal <sup>(26)</sup>	_	_	400	_		400	_		400	μο
Duty cycle	—	45		55	45		55	45	—	55	%
Spread-spectrum modulating clock frequency	PCI Express® (PCIe <sup>®</sup> )	30		33	30		33	30		33	kHz

Symbol/	Conditions	Tra	nsceive Grade	r Speed 1	Trai	nsceive Grade	r Speed 2	Trar	isceive Grade	r Speed 3	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	DC Gain Setting = 0		0	_	_	0		_	0	_	dB
	DC Gain Setting = 1	_	2	_	—	2	_	_	2	_	dB
Programmable DC gain	DC Gain Setting = 2	_	4	_	_	4	_	_	4	_	dB
	DC Gain Setting = 3	_	6	_	_	6	_	_	6	_	dB
	DC Gain Setting = 4	_	8	_	_	8	_	_	8	—	dB
Transmitter											
Supported I/O Standards	_				-	I.4-V ar	nd 1.5-V PC	ML			
Data rate (Standard PCS)	_	600	_	12200	600	_	12200	600	_	8500/ 10312.5 (24)	Mbps
Data rate (10G PCS)	_	600	_	14100	600		12500	600		8500/ 10312.5 (24)	Mbps
	85-Ω setting		85 ± 20%	_	_	85 ± 20%		_	85 ± 20%	_	Ω
Differential on-	100-Ω setting	_	100 ± 20%	_	_	100 ± 20%	_	_	100 ± 20%	_	Ω
chip termination resistors	120-Ω setting	_	120 ± 20%		_	120 ± 20%		_	120 ± 20%		Ω
	150-Ω setting		150 ± 20%			150 ± 20%			150 ± 20%		Ω
V <sub>OCM</sub> (AC coupled)	0.65-V setting		650		_	650		_	650	_	mV
V <sub>OCM</sub> (DC coupled)	_		650		_	650		_	650	_	mV
Rise time (7)	20% to 80%	30		160	30		160	30		160	ps
Fall time <sup>(7)</sup>	80% to 20%	30		160	30		160	30		160	ps
Intra-differential pair skew	Tx V <sub>CM</sub> = 0.5 V and slew rate of 15 ps			15			15			15	ps
Intra-transceiver block transmitter channel-to- channel skew	x6 PMA bonded mode			120			120			120	ps

#### Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 5 of 7)

Symbol/ Description	Conditions	Transceiver Speed Grade 1		Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit	
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t <sub>pll_lock</sub> (16)	_			10		—	10	—		10	μs

#### Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 7 of 7)

#### Notes to Table 23:

(2) The reference clock common mode voltage is equal to the V<sub>CCR\_GXB</sub> power supply level.

(3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.

- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll_powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>pll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin  $V_{ICM}$ ).
- (19) For ES devices,  $R_{BEF}$  is 2000  $\Omega \pm 1\%$ .
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

<sup>(1)</sup> Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.

Mada (2)	Transceiver	PMA Width	20	20	16	16	10	10	8	8
Mode <sup>(2)</sup>	Speed Grade	PCS/Core Width	40	20	32	16	20	10	16	8
	1	C1, C2, C2L, I2, I2L core speed grade	12.2	11.4	9.76	9.12	6.5	5.8	5.2	4.72
	2	C1, C2, C2L, I2, I2L core speed grade	12.2	11.4	9.76	9.12	6.5	5.8	5.2	4.72
	2	C3, I3, I3L core speed grade	9.8	9.0	7.84	7.2	5.3	4.7	4.24	3.76
FIFO		C1, C2, C2L, I2, I2L core speed grade	8.5	8.5	8.5	8.5	6.5	5.8	5.2	4.72
	3	I3YY core speed grade	10.3125	10.3125	7.84	7.2	5.3	4.7	4.24	3.76
	5	C3, I3, I3L core speed grade	8.5	8.5	7.84	7.2	5.3	4.7	4.24	3.76
		C4, I4 core speed grade	8.5	8.2	7.04	6.56	4.8	4.2	3.84	3.44
	1	C1, C2, C2L, I2, I2L core speed grade	12.2	11.4	9.76	9.12	6.1	5.7	4.88	4.56
	2	C1, C2, C2L, I2, I2L core speed grade	12.2	11.4	9.76	9.12	6.1	5.7	4.88	4.56
	2	C3, I3, I3L core speed grade	9.8	9.0	7.92	7.2	4.9	4.5	3.96	3.6
Register		C1, C2, C2L, I2, I2L core speed grade	10.3125	10.3125	10.3125	10.3125	6.1	5.7	4.88	4.56
	3	I3YY core speed grade	10.3125	10.3125	7.92	7.2	4.9	4.5	3.96	3.6
	0	C3, I3, I3L core speed grade	8.5	8.5	7.92	7.2	4.9	4.5	3.96	3.6
		C4, I4 core speed grade	8.5	8.2	7.04	6.56	4.4	4.1	3.52	3.28

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

Notes to Table 25:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

(3) The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

Table 26 shows the approximate maximum data rate using the 10G PCS.

Table 26. Stratix V 10G PCS Approximate Maximum Data Rate (1)
---

Mada (2)	Transceiver	PMA Width	64	40	40	40	32	32			
Mode <sup>(2)</sup>	Speed Grade	PCS Width	64	66/67	50	40	64/66/67	32			
	1	C1, C2, C2L, I2, I2L core speed grade	14.1	14.1	10.69	14.1	13.6	13.6			
	2	C1, C2, C2L, I2, I2L core speed grade	12.5	12.5	10.69	12.5	12.5	12.5			
	2	C3, I3, I3L core speed grade	12.5	12.5	10.69	12.5	10.88	10.88			
FIFO or Register		C1, C2, C2L, I2, I2L core speed grade									
	3	C3, I3, I3L core speed grade	8.5 Gbps								
3		C4, I4 core speed grade									
		I3YY core speed grade	10.3125 Gbps								

Notes to Table 26:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Table 27 shows the  $V_{\text{OD}}$  settings for the GX channel.

Symbol	V <sub>op</sub> Setting	V <sub>op</sub> Value (mV)	V <sub>op</sub> Setting	V <sub>op</sub> Value (mV)
	0 (1)	0	32	640
	1 <sup>(1)</sup>	20	33	660
	2 (1)	40	34	680
	3 (1)	60	35	700
	4 (1)	80	36	720
	5 (1)	100	37	740
	6	120	38	760
	7	140	39	780
	8	160	40	800
	9	180	41	820
	10	200	42	840
	11	220	43	860
	12	240	44	880
	13	260	45	900
	14	280	46	920
V <sub>op</sub> differential peak to peak	15	300	47	940
typical <sup>(3)</sup>	16	320	48	960
	17	340	49	980
	18	360	50	1000
	19	380	51	1020
	20	400	52	1040
	21	420	53	1060
	22	440	54	1080
	23	460	55	1100
	24	480	56	1120
	25	500	57	1140
	26	520	58	1160
	27	540	59	1180
	28	560	60	1200
	29	580	61	1220
	30	600	62	1240
	31	620	63	1260

Table 27. Typical V\_{0D} Setting for GX Channel, TX Termination = 100  $\Omega^{\left(2\right)}$ 

#### Note to Table 27:

(1) If TX termination resistance =  $100\Omega$ , this VOD setting is illegal.

(2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.

(3) Refer to Figure 2.

Symbol/	Conditions	5	Transceiver Speed Grade			Transceive peed Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	
Differential on-chip termination resistors <sup>(7)</sup>	GT channels		100	_	_	100	_	Ω
	85- $\Omega$ setting	_	85 ± 30%	_	_	85 ± 30%	_	Ω
Differential on-chip termination resistors	100-Ω setting	_	100 ± 30%	_	_	100 ± 30%	_	Ω
for GX channels <sup>(19)</sup>	120-Ω setting	_	120 ± 30%	_	_	120 ± 30%	_	Ω
	150-Ω setting		150 ± 30%	_	_	150 ± 30%	_	Ω
V <sub>ICM</sub> (AC coupled)	GT channels		650		—	650	—	mV
	VCCR_GXB = 0.85 V or 0.9 V		600	_	_	600		mV
VICM (AC and DC coupled) for GX Channels	VCCR_GXB = 1.0 V full bandwidth	_	700	_	_	700	_	mV
	VCCR_GXB = 1.0 V half bandwidth		750	_	_	750	_	mV
t <sub>LTR</sub> <sup>(9)</sup>	—	—	—	10	—	—	10	μs
t <sub>LTD</sub> <sup>(10)</sup>		4			4			μs
t <sub>LTD_manual</sub> <sup>(11)</sup>	—	4	—	—	4	—	_	μs
t <sub>LTR_LTD_manual</sub> <sup>(12)</sup>	_	15			15	—		μs
Run Length	GT channels	_	_	72	—	—	72	CID
nun Lengin	GX channels				(8)			
CDR PPM	GT channels			1000	_	—	1000	± PPM
	GX channels				(8)			
Programmable	GT channels	_	_	14	—	—	14	dB
equalization (AC Gain) <sup>(5)</sup>	GX channels				(8)			
Programmable	GT channels	_	—	7.5	—	—	7.5	dB
DC gain <sup>(6)</sup>	GX channels				(8)			
Differential on-chip termination resistors <sup>(7)</sup>	GT channels	_	100	_	_	100	_	Ω
Transmitter	·1							
Supported I/O Standards	_			1.4-V	and 1.5-V F	PCML		
Data rate (Standard PCS)	GX channels	600	_	8500	600	_	8500	Mbps
Data rate (10G PCS)	GX channels	600		12,500	600	_	12,500	Mbps

## Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)<sup>(1)</sup>

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) <sup>(1)</sup>
--

Symbol/	Conditions	Transceiver Speed Grade 2			er e 3	Unit				
Description		Min	Тур	Max	Min	Тур	Max	7		
Data rate	GT channels	19,600		28,050	19,600		25,780	Mbps		
Differential on-chip	GT channels		100	_		100		Ω		
termination resistors	GX channels		1	1	(8)		11			
	GT channels		500	_		500	—	mV		
$V_{OCM}$ (AC coupled)	GX channels		1	1	(8)		11			
Dies/Fall times	GT channels	_	15	_		15	—	ps		
Rise/Fall time	GX channels				(8)		1			
Intra-differential pair skew	GX channels		(8)							
Intra-transceiver block transmitter channel-to- channel skew	GX channels		(8)							
Inter-transceiver block transmitter channel-to- channel skew	GX channels				(8)					
CMU PLL	· · · · · ·									
Supported Data Range	—	600	—	12500	600	—	8500	Mbps		
t <sub>pll_powerdown</sub> (13)	—	1	—	—	1	_	—	μs		
t <sub>pll_lock</sub> <sup>(14)</sup>	—	_	—	10	—	_	10	μs		
ATX PLL										
	VCO post- divider L=2	8000	_	12500	8000	_	8500	Mbps		
	L=4	4000	—	6600	4000	_	6600	Mbps		
Supported Data Rate	L=8	2000	—	3300	2000	-	3300	Mbps		
Range for GX Channels	L=8, Local/Central Clock Divider =2	1000	_	1762.5	1000	_	1762.5	Mbps		
Supported Data Rate Range for GT Channels	VCO post- divider L=2	9800	_	14025	9800	_	12890	Mbps		
t <sub>pll_powerdown</sub> <sup>(13)</sup>	—	1	—	—	1	—	—	μs		
t <sub>pll_lock</sub> <sup>(14)</sup>	—		—	10	—	—	10	μs		
fPLL						-	· ·			
Supported Data Range	_	600		3250/ 3.125 <sup>(23)</sup>	600	_	3250/ 3.125 <sup>(23)</sup>	Mbps		
t <sub>pll_powerdown</sub> (13)		1	_		1			μs		

## **PLL Specifications**

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to  $85^{\circ}$ C) and the industrial junction temperature range (-40° to  $100^{\circ}$ C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)	5	_	800 (1)	MHz
f <sub>IN</sub>	Input clock frequency (C3, I3, I3L, and I3YY speed grades)	5	_	800 (1)	MHz
	Input clock frequency (C4, I4 speed grades)	5	_	650 <sup>(1)</sup>	MHz
f <sub>INPFD</sub>	Input frequency to the PFD	5	—	325	MHz
f <sub>finpfd</sub>	Fractional Input clock frequency to the PFD	50	—	160	MHz
	PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)	600	_	1600	MHz
f <sub>VCO</sub>	PLL VCO operating range (C3, I3, I3L, I3YY speed grades)	600	_	1600	MHz
	PLL VCO operating range (C4, I4 speed grades)	600	—	1300	MHz
t <sub>einduty</sub>	Input clock or external feedback clock input duty cycle	40		60	%
	Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)	—	_	717 <sup>(2)</sup>	MHz
f <sub>out</sub>	Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)	_	_	650 <sup>(2)</sup>	MHz
	Output frequency for an internal global or regional clock (C4, I4 speed grades)	_	_	580 <sup>(2)</sup>	MHz
	Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)	_	_	800 (2)	MHz
f <sub>out_ext</sub>	Output frequency for an external clock output (C3, I3, I3L speed grades)	_	_	667 <sup>(2)</sup>	MHz
	Output frequency for an external clock output (C4, I4 speed grades)	_	_	553 <sup>(2)</sup>	MHz
t <sub>outduty</sub>	Duty cycle for a dedicated external clock output (when set to <b>50%</b> )	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	_	—	10	ns
f <sub>dyconfigclk</sub>	Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from the end-of-device configuration or deassertion of areset	_	_	1	ms
t <sub>olock</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth		0.3	—	MHz
f <sub>CLBW</sub>	PLL closed-loop medium bandwidth	_	1.5		MHz
	PLL closed-loop high bandwidth (7)		4	—	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift			±50	ps
t <sub>areset</sub>	Minimum pulse width on the areset signal	10	_		ns

#### Table 31. PLL Specifications for Stratix V Devices (Part 3 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>RES</sub>	Resolution of VCO frequency ( $f_{INPFD} = 100 \text{ MHz}$ )	390625	5.96	0.023	Hz

#### Notes to Table 31:

(1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

(2) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.

- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (4)  $f_{REF}$  is fIN/N when N = 1.
- (5) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 44 on page 52.
- (6) The cascaded PLL specification is only applicable with the following condition: a. Upstream PLL: 0.59Mhz ≤ Upstream PLL BW < 1 MHz b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 42 on page 50.
- (9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.
- (10) This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05 0.95 must be  $\geq$  1000 MHz, while  $f_{VCO}$  for fractional value range 0.20 0.80 must be  $\geq$  1200 MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The  $f_{VC0}$  for fractional value range 0.05-0.95 must be  $\geq$  1000 MHz.
- (12) This specification only covered fractional PLL for low bandwidth. The  $f_{VC0}$  for fractional value range 0.20-0.80 must be  $\geq$  1200 MHz.

#### **DSP Block Specifications**

Table 32 lists the Stratix V DSP block performance specifications.

	Peformance								
Mode	C1	C2, C2L	12, 12L	C3	13, 13L, 13YY	C4	14	Unit	
		Modes ι	ising one	DSP				4	
Three 9 x 9	600	600	600	480	480	420	420	MHz	
One 18 x 18	600	600	600	480	480	420	400	MHz	
Two partial 18 x 18 (or 16 x 16)	600	600	600	480	480	420	400	MHz	
One 27 x 27	500	500	500	400	400	350	350	MHz	
One 36 x 18	500	500	500	400	400	350	350	MHz	
One sum of two 18 x 18(One sum of 2 16 x 16)	500	500	500	400	400	350	350	MHz	
One sum of square	500	500	500	400	400	350	350	MHz	
One 18 x 18 plus 36 (a x b) + c	500	500	500	400	400	350	350	MHz	
		Modes u	sing two l	DSPs	1		•	1	
Three 18 x 18	500	500	500	400	400	350	350	MHz	
One sum of four 18 x 18	475	475	475	380	380	300	300	MHz	
One sum of two 27 x 27	465	465	450	380	380	300	290	MHz	
One sum of two 36 x 18	475	475	475	380	380	300	300	MHz	
One complex 18 x 18	500	500	500	400	400	350	350	MHz	
One 36 x 36	475	475	475	380	380	300	300	MHz	

#### Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 1 of 2)

		Resour	ces Used			Pe	erforman	ce			
Memory	Mode	ALUTS	Memory	C1	C2, C2L	C3	C4	12, 12L	13, 13L, 13YY	14	Unit
	Single-port, all supported widths	0	1	700	700	650	550	700	500	450	MHz
	Simple dual-port, all supported widths	0	1	700	700	650	550	700	500	450	MHz
	Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths	0	1	525	525	455	400	525	455	400	MHz
M20K Block	Simple dual-port with ECC enabled, 512 × 32	0	1	450	450	400	350	450	400	350	MHz
	Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32	0	1	600	600	500	450	600	500	450	MHz
	True dual port, all supported widths	0	1	700	700	650	550	700	500	450	MHz
	ROM, all supported widths	0	1	700	700	650	550	700	500	450	MHz

#### Table 33. Memory Block Performance Specifications for Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)

#### Notes to Table 33:

(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50**% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

(2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.

(3) The F<sub>MAX</sub> specification is only achievable with Fitter options, MLAB Implementation In 16-Bit Deep Mode enabled.

## **Temperature Sensing Diode Specifications**

Table 34 lists the internal TSD specification.

#### **Table 34. Internal Temperature Sensing Diode Specification**

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
–40°C to 100°C	±8°C	No	1 MHz, 500 KHz	< 100 ms	8 bits	8 bits

Table 35 lists the specifications for the Stratix V external temperature sensing diode.

Description	Min	Тур	Max	Unit
I <sub>bias</sub> , diode source current	8	—	200	μA
V <sub>bias,</sub> voltage across diode	0.3	—	0.9	V
Series resistance		—	< 1	Ω
Diode ideality factor	1.006	1.008	1.010	

Family	Device	Package	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits) <sup>(4), (5)</sup>
Stratix V E <sup>(1)</sup>	5SEE9	—	342,742,976	700,888
	5SEEB	_	342,742,976	700,888

#### Table 47. Uncompressed .rbf Sizes for Stratix V Devices

#### Notes to Table 47:

(1) Stratix V E devices do not have PCI Express® (PCIe®) hard IP. Stratix V E devices do not support the CvP configuration scheme.

(2) 36-transceiver devices.

(3) 24-transceiver devices.

(4) File size for the periphery image.

(5) The IOCSR .rbf size is specifically for the CvP feature.

Use the data in Table 47 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal (.hex) or tabular text file (.ttf) format, have different file sizes. For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size can vary after each compilation because the compression ratio depends on your design.

• For more information about setting device configuration options, refer to *Configuration, Design Security, and Remote System Upgrades in Stratix V Devices.* For creating configuration files, refer to the *Quartus II Help.* 

Table 48 lists the minimum configuration time estimates for Stratix V devices.

Variant	Mamhar		Active Serial <sup>(1)</sup>		Fast Passive Parallel <sup>(2)</sup>			
	Member Code	Width	DCLK (MHz)	Min Config Time (s)	Width	DCLK (MHz)	Min Config Time (s)	
	A3	4	100	0.534	32	100	0.067	
	AS	4	100	0.344	32	100	0.043	
	A4	4	100	0.534	32	100	0.067	
	A5	4	100	0.675	32	100	0.084	
	A7	4	100	0.675	32	100	0.084	
GX	A9	4	100	0.857	32	100	0.107	
	AB	4	100	0.857	32	100	0.107	
	B5	4	100	0.676	32	100	0.085	
	B6	4	100	0.676	32	100	0.085	
	B9	4	100	0.857	32	100	0.107	
	BB	4	100	0.857	32	100	0.107	
ст	C5	4	100	0.675	32	100	0.084	
GT	C7	4	100	0.675	32	100	0.084	


Configuration Scheme	Decompression	Design Security	DCLK-to-DATA[] Ratio
	Disabled	Disabled	1
FPP ×32	Disabled	Enabled	4
FFF ×32	Enabled	Disabled	8
	Enabled	Enabled	8

Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

#### Figure 11. Single Device FPP Configuration Using an External Host



#### Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device.  $V_{CCPGM}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with  $V_{CCPGM}$ .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA [7..0]. If you use FPP ×16, use DATA [15..0].

IF the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.

## **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

Table 56. Remote System Upgrade Circuitry Timing Specifications
---

Parameter	Minimum	Maximum	Unit		
t <sub>RU_nCONFIG</sub> <sup>(1)</sup>	250	—	ns		
t <sub>RU_nRSTIMER</sub> <sup>(2)</sup>	250	_	ns		

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

## **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

#### Table 57. 12.5-MHz Internal Oscillator Specifications

Minimum	Typical	Maximum	Units	
5.3	7.9	12.5	MHz	

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

 You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

Parameter	Available	Min	Fast	Model				Slow N	lodel			
(1)	Available Settings	Offset (2)	Industrial	Commercial	C1	C2	C3	C4	12	13, 13YY	14	Unit
D1	64	0	0.464	0.493	0.838	0.838	0.924	1.011	0.844	0.921	1.006	ns
D2	32	0	0.230	0.244	0.415	0.415	0.459	0.503	0.417	0.456	0.500	ns

## Table 60. Glossary (Part 2 of 4)

Letter	Subject	Definitions		
G				
Н	_	_		
Ι				
J	J JTAG Timing Specifications	High-speed I/O block—Deserialization factor (width of parallel data bus). JTAG Timing Specifications: TMS TDI $t_{JCP}$ $t_{JCP}$ $t_{JPCO}$ $t_{JPCO}$ $t_{JPXZ}$ TDO $t_{JPXZ}$ $t_{JPXZ}$		
K L M N O	_	_		
Ρ	PLL Specifications	Diagram of PLL Specifications (1)		
Q		_		
	1	Receiver differential input discrete resistor (external to the Stratix V device).		