



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 234720  |
| Number of Logic Elements/Cells | 622000  |
| Total RAM Bits                 | 51200000  |
| Number of I/O                  | 552   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 1152-BBGA, FCBGA  |
| Supplier Device Package        | 1152-FBGA (35x35)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxea7h2f35i3ln |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Page 12 Electrical Characteristics

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2) (1)

| Symbol               | Description  | V <sub>CCIO</sub> (V) | Typical | Unit |
|----------------------|--|-----------------------|---------|------|
|                      |  | 3.0                   | 0.189   |      |
|                      |  | 2.5                   | 0.208   |      |
| dR/dT                | OCT variation with temperature without recalibration | 1.8                   | 0.266   | %/°C |
| without recambration | Willout recalibration                                | 1.5                   | 0.273   | 1    |
|                      |  | 1.2                   | 0.317   |      |

### Note to Table 13:

(1) Valid for a  $V_{\text{CCIO}}$  range of  $\pm 5\%$  and a temperature range of  $0^\circ$  to  $85^\circ\text{C}.$ 

### **Pin Capacitance**

Table 14 lists the Stratix V device family pin capacitance.

**Table 14. Pin Capacitance for Stratix V Devices** 

| Symbol             | Description  | Value | Unit |
|--------------------|--|-------|------|
| C <sub>IOTB</sub>  | Input capacitance on the top and bottom I/O pins                 | 6     | pF   |
| C <sub>IOLR</sub>  | Input capacitance on the left and right I/O pins                 | 6     | pF   |
| C <sub>OUTFB</sub> | Input capacitance on dual-purpose clock output and feedback pins | 6     | pF   |

### **Hot Socketing**

Table 15 lists the hot socketing specifications for Stratix V devices.

Table 15. Hot Socketing Specifications for Stratix V Devices

| Symbol                    | Description                                | Maximum             |
|---------------------------|--|---------------------|
| I <sub>IOPIN (DC)</sub>   | DC current per I/O pin                     | 300 μΑ              |
| I <sub>IOPIN (AC)</sub>   | AC current per I/O pin                     | 8 mA <sup>(1)</sup> |
| I <sub>XCVR-TX (DC)</sub> | DC current per transceiver transmitter pin | 100 mA              |
| I <sub>XCVR-RX (DC)</sub> | DC current per transceiver receiver pin    | 50 mA               |

### Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

Page 14 Electrical Characteristics

Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Devices

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       |                             | V <sub>REF</sub> (V)    |                             |                             | V <sub>TT</sub> (V)        |                             |
|-------------------------|-------|-----------------------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|
| I/O Standard            | Min   | Тур                   | Max   | Min                         | Тур                     | Max                         | Min                         | Тур                        | Мах                         |
| SSTL-2<br>Class I, II   | 2.375 | 2.5                   | 2.625 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | V <sub>REF</sub> – 0.04     | $V_{REF}$                  | V <sub>REF</sub> + 0.04     |
| SSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.833                       | 0.9                     | 0.969                       | V <sub>REF</sub> – 0.04     | V <sub>REF</sub>           | V <sub>REF</sub> + 0.04     |
| SSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.418 | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| SSTL-12<br>Class I, II  | 1.14  | 1.20                  | 1.26  | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | 0.49 *<br>V <sub>CCIO</sub> | 0.5 *<br>VCCIO             | 0.51 *<br>V <sub>CCIO</sub> |
| HSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.85                        | 0.9                     | 0.95                        | _                           | V <sub>CCIO</sub> /2       | _                           |
| HSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.68                        | 0.75                    | 0.9                         | _                           | V <sub>CCIO</sub> /2       | _                           |
| HSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.47 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.53 *<br>V <sub>CCIO</sub> | _                           | V <sub>CCIO</sub> /2       | _                           |
| HSUL-12                 | 1.14  | 1.2                   | 1.3   | 0.49 *<br>V <sub>CCIO</sub> | 0.5 * V <sub>CCIO</sub> | 0.51 *<br>V <sub>CCIO</sub> | _                           | _                          | _                           |

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 1 of 2)

| I/O Standard            | V <sub>IL(D(</sub> | ; <sub>)</sub> (V)       | V <sub>IH(D</sub>        | <sub>C)</sub> (V)       | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V)  | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | I (mA)               | l <sub>oh</sub> |
|-------------------------|--------------------|--------------------------|--------------------------|-------------------------|----------------------------|--------------------------|----------------------------|----------------------------|----------------------|-----------------|
| i/U Stanuaru            | Min                | Max                      | Min                      | Max                     | Max                        | Min                      | Max                        | Min                        | I <sub>ol</sub> (mA) | (mA)            |
| SSTL-2<br>Class I       | -0.3               | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> –<br>0.31 | V <sub>REF</sub> + 0.31  | V <sub>TT</sub> – 0.608    | V <sub>TT</sub> + 0.608    | 8.1                  | -8.1            |
| SSTL-2<br>Class II      | -0.3               | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> – 0.31    | V <sub>REF</sub> + 0.31  | V <sub>TT</sub> – 0.81     | V <sub>TT</sub> + 0.81     | 16.2                 | -16.2           |
| SSTL-18<br>Class I      | -0.3               | V <sub>REF</sub> – 0.125 | V <sub>REF</sub> + 0.125 | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> – 0.25    | V <sub>REF</sub> + 0.25  | V <sub>TT</sub> – 0.603    | V <sub>TT</sub> + 0.603    | 6.7                  | -6.7            |
| SSTL-18<br>Class II     | -0.3               | V <sub>REF</sub> – 0.125 | V <sub>REF</sub> + 0.125 | V <sub>CCIO</sub> + 0.3 | V <sub>REF</sub> –<br>0.25 | V <sub>REF</sub> + 0.25  | 0.28                       | V <sub>CCIO</sub> - 0.28   | 13.4                 | -13.4           |
| SSTL-15<br>Class I      | _                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | _                       | V <sub>REF</sub> – 0.175   | V <sub>REF</sub> + 0.175 | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | 8                    | -8              |
| SSTL-15<br>Class II     | _                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | _                       | V <sub>REF</sub> – 0.175   | V <sub>REF</sub> + 0.175 | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | 16                   | -16             |
| SSTL-135<br>Class I, II | _                  | V <sub>REF</sub> – 0.09  | V <sub>REF</sub> + 0.09  | _                       | V <sub>REF</sub> –<br>0.16 | V <sub>REF</sub> + 0.16  | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | _                    | _               |
| SSTL-125<br>Class I, II | _                  | V <sub>REF</sub> – 0.85  | V <sub>REF</sub> + 0.85  | _                       | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15  | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | _                    | _               |
| SSTL-12<br>Class I, II  | _                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | _                       | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15  | 0.2 *<br>V <sub>CCIO</sub> | 0.8 *<br>V <sub>CCIO</sub> | _                    | _               |

Electrical Characteristics Page 17



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Page 18 Switching Characteristics

## **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

## **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 1 of 7)

| Symbol/  | Conditions  | Trai  | nsceive<br>Grade                                     | r Speed<br>1 | Trar     | sceive<br>Grade | r Speed<br>2      | Tran      | sceive<br>Grade | r Speed<br>3 | Unit     |
|--|---|-------|--|--------------|----------|-----------------|-------------------|-----------|-----------------|--------------|----------|
| Description  |   | Min   | Тур  | Max          | Min      | Тур             | Max               | Min       | Тур             | Max          |          |
| Reference Clock  |   |       |  |              |          |                 |                   |           |                 |              |          |
| Supported I/O<br>Standards                                     | Dedicated<br>reference<br>clock pin                               | 1.2-V | PCML,  | 1.4-V PCM    | L, 1.5-V |                 | 2.5-V PCM<br>HCSL | IL, Diffe | rential         | LVPECL, L\   | /DS, and |
| Sidiludius   | RX reference clock pin  |       | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |              |          |                 |                   |           |                 |              |          |
| Input Reference<br>Clock Frequency<br>(CMU PLL) (8)            | _   | 40    | —  | 710          | 40       |                 | 710               | 40        | _               | 710          | MHz      |
| Input Reference<br>Clock Frequency<br>(ATX PLL) <sup>(8)</sup> | _   | 100   |  | 710          | 100      |                 | 710               | 100       | _               | 710          | MHz      |
| Rise time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _     | _  | 400          | _        |                 | 400               | _         | _               | 400          | ne       |
| Fall time  | Measure at<br>±60 mV of<br>differential<br>signal <sup>(26)</sup> | _     | —  | 400          | _        | _               | 400               | _         | _               | 400          | ps       |
| Duty cycle   | _   | 45    | _  | 55           | 45       | _               | 55                | 45        | _               | 55           | %        |
| Spread-spectrum<br>modulating clock<br>frequency               | PCI Express®<br>(PCIe®)   | 30    | _  | 33           | 30       |                 | 33                | 30        | _               | 33           | kHz      |

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

| Symbol/<br>Description     | Conditions | Trai | nsceive<br>Grade | r Speed<br>1 | Trar | sceive<br>Grade | r Speed<br>2 | Tran | sceive<br>Grade | r Speed<br>3 | Unit |
|----------------------------|------------|------|------------------|--------------|------|-----------------|--------------|------|-----------------|--------------|------|
| Description                |            | Min  | Тур              | Max          | Min  | Тур             | Max          | Min  | Тур             | Max          |      |
| t <sub>pll_lock</sub> (16) | _          | _    | _                | 10           | _    | _               | 10           | _    | _               | 10           | μs   |

#### Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the  $V_{CCR\_GXB}$  power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>I TD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll\ powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>nll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (19) For ES devices,  $R_{REF}$  is 2000  $\Omega$  ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Switching Characteristics Page 25

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

|                                   |                                  | ATX PLL                  |  |                                  | CMU PLL (2)              | )                       |                                  | fPLL                     |                               |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------|----------------------------------|--------------------------|-------------------------------|
| Clock Network                     | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span                                      | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span         | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span               |
| x1 <sup>(3)</sup>                 | 14.1                             | _                        | 6  | 12.5                             | _                        | 6                       | 3.125                            | _                        | 3                             |
| x6 <sup>(3)</sup>                 | _                                | 14.1                     | 6  | _                                | 12.5                     | 6                       | _                                | 3.125                    | 6                             |
| x6 PLL<br>Feedback <sup>(4)</sup> | _                                | 14.1                     | Side-<br>wide  | _                                | 12.5                     | Side-<br>wide           | _                                | _                        | _                             |
| xN (PCIe)                         | _                                | 8.0                      | 8  | _                                | 5.0                      | 8                       | _                                | _                        | _                             |
| xN (Native PHY IP)                | 8.0                              | 8.0                      | Up to 13<br>channels<br>above<br>and<br>below<br>PLL | 7.99                             | 7.99                     | Up to 13 channels above | 3.125                            | 3.125                    | Up to 13<br>channels<br>above |
| XIV (IVALIVE PRY IP)              | _                                | 8.01 to<br>9.8304        | Up to 7<br>channels<br>above<br>and<br>below<br>PLL  | 7.99                             | 7.99                     | and<br>below<br>PLL     | J. 125                           | 3.123                    | and<br>below<br>PLL           |

### Notes to Table 24:

<sup>(1)</sup> Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

<sup>(2)</sup> ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

<sup>(3)</sup> Channel span is within a transceiver bank.

<sup>(4)</sup> Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Page 26 Switching Characteristics

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

| Made (2)            | Transceiver | PMA Width                                | 20      | 20      | 16      | 16      | 10  | 10  | 8    | 8    |
|---------------------|-------------|--|---------|---------|---------|---------|-----|-----|------|------|
| Mode <sup>(2)</sup> | Speed Grade | PCS/Core Width                           | 40      | 20      | 32      | 16      | 20  | 10  | 16   | 8    |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 2           | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
| FIFO                |             | C1, C2, C2L, I2, I2L core speed grade    | 8.5     | 8.5     | 8.5     | 8.5     | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 3           | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     | 3           | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |             | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.8 | 4.2 | 3.84 | 3.44 |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2           | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
| Register            |             | C1, C2, C2L, I2, I2L<br>core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 3           | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     | 3           | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |             | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.4 | 4.1 | 3.52 | 3.28 |

### Notes to Table 25:

<sup>(1)</sup> The maximum data rate is in Gbps.

<sup>(2)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

<sup>(3)</sup> The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

Page 28 Switching Characteristics

Table 27 shows the  $\ensuremath{V_{OD}}$  settings for the GX channel.

Table 27. Typical V $_{\text{OD}}$  Setting for GX Channel, TX Termination = 100  $\Omega$   $^{(2)}$ 

| Symbol                                | V <sub>OD</sub> Setting | V <sub>op</sub> Value<br>(mV) | V <sub>op</sub> Setting | V <sub>op</sub> Value<br>(mV) |
|---------------------------------------|-------------------------|-------------------------------|-------------------------|-------------------------------|
|                                       | 0 (1)                   | 0                             | 32                      | 640                           |
|                                       | 1 (1)                   | 20                            | 33                      | 660                           |
|                                       | 2 (1)                   | 40                            | 34                      | 680                           |
|                                       | 3 (1)                   | 60                            | 35                      | 700                           |
|                                       | 4 (1)                   | 80                            | 36                      | 720                           |
|                                       | 5 <sup>(1)</sup>        | 100                           | 37                      | 740                           |
|                                       | 6                       | 120                           | 38                      | 760                           |
|                                       | 7                       | 140                           | 39                      | 780                           |
|                                       | 8                       | 160                           | 40                      | 800                           |
|                                       | 9                       | 180                           | 41                      | 820                           |
|                                       | 10                      | 200                           | 42                      | 840                           |
|                                       | 11                      | 220                           | 43                      | 860                           |
|                                       | 12                      | 240                           | 44                      | 880                           |
|                                       | 13                      | 260                           | 45                      | 900                           |
|                                       | 14                      | 280                           | 46                      | 920                           |
| <b>V</b> op differential peak to peak | 15                      | 300                           | 47                      | 940                           |
| typical <sup>(3)</sup>                | 16                      | 320                           | 48                      | 960                           |
|                                       | 17                      | 340                           | 49                      | 980                           |
|                                       | 18                      | 360                           | 50                      | 1000                          |
|                                       | 19                      | 380                           | 51                      | 1020                          |
|                                       | 20                      | 400                           | 52                      | 1040                          |
|                                       | 21                      | 420                           | 53                      | 1060                          |
|                                       | 22                      | 440                           | 54                      | 1080                          |
|                                       | 23                      | 460                           | 55                      | 1100                          |
|                                       | 24                      | 480                           | 56                      | 1120                          |
|                                       | 25                      | 500                           | 57                      | 1140                          |
|                                       | 26                      | 520                           | 58                      | 1160                          |
|                                       | 27                      | 540                           | 59                      | 1180                          |
|                                       | 28                      | 560                           | 60                      | 1200                          |
|                                       | 29                      | 580                           | 61                      | 1220                          |
|                                       | 30                      | 600                           | 62                      | 1240                          |
|                                       | 31                      | 620                           | 63                      | 1260                          |

### Note to Table 27:

- (1) If TX termination resistance =  $100\Omega$ , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

Page 32 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)  $^{(1)}$ 

| Symbol/   | Conditions                       |     | Transceiver<br>Speed Grade |        |             | Transceive<br>peed Grade |        | Unit  |
|---|----------------------------------|-----|----------------------------|--------|-------------|--------------------------|--------|-------|
| Description   |                                  | Min | Тур                        | Max    | Min         | Тур                      | Max    |       |
| Differential on-chip termination resistors (7)            | GT channels                      | _   | 100                        | _      | _           | 100                      | _      | Ω     |
|   | 85-Ω setting                     | _   | 85 ± 30%                   | _      | _           | 85<br>± 30%              | _      | Ω     |
| Differential on-chip termination resistors                | 100-Ω<br>setting                 | _   | 100<br>± 30%               | _      | _           | 100<br>± 30%             | _      | Ω     |
| for GX channels (19)                                      | 120-Ω<br>setting                 | _   | 120<br>± 30%               | _      | _           | 120<br>± 30%             | _      | Ω     |
|   | 150-Ω<br>setting                 | _   | 150<br>± 30%               | _      | _           | 150<br>± 30%             | _      | Ω     |
| V <sub>ICM</sub> (AC coupled)                             | GT channels                      | _   | 650                        | _      | _           | 650                      | _      | mV    |
|   | VCCR_GXB =<br>0.85 V or<br>0.9 V | _   | 600                        | _      | _           | 600                      | _      | mV    |
| VICM (AC and DC coupled) for GX Channels                  | VCCR_GXB = 1.0 V full bandwidth  | _   | 700                        | _      | _           | 700                      | _      | mV    |
|   | VCCR_GXB = 1.0 V half bandwidth  | _   | 750                        | _      | _           | 750                      | _      | mV    |
| t <sub>LTR</sub> <sup>(9)</sup>                           | _                                | _   | _                          | 10     | _           | _                        | 10     | μs    |
| t <sub>LTD</sub> <sup>(10)</sup>                          | _                                | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTD_manual</sub> (11)                              |                                  | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTR_LTD_manual</sub> (12)                          |                                  | 15  | _                          | _      | 15          | _                        | _      | μs    |
| Run Length  | GT channels                      | _   | _                          | 72     | _           | _                        | 72     | CID   |
| nuii Leiigiii   | GX channels                      |     |                            |        | (8)         |                          |        |       |
| CDR PPM   | GT channels                      | _   | _                          | 1000   | _           | _                        | 1000   | ± PPM |
| ODITITIVI   | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable  | GT channels                      | _   | _                          | 14     | _           | _                        | 14     | dB    |
| equalization<br>(AC Gain) <sup>(5)</sup>                  | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable  | GT channels                      | _   | _                          | 7.5    | _           |                          | 7.5    | dB    |
| DC gain <sup>(6)</sup>                                    | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Differential on-chip termination resistors <sup>(7)</sup> | GT channels                      |     | 100                        | _      | _           | 100                      | _      | Ω     |
| Transmitter   | · '                              |     | •                          |        |             | •                        | •      |       |
| Supported I/O<br>Standards                                | _                                |     |                            | 1.4-V  | and 1.5-V F | PCML                     |        |       |
| Data rate<br>(Standard PCS)                               | GX channels                      | 600 | _                          | 8500   | 600         | _                        | 8500   | Mbps  |
| Data rate<br>(10G PCS)                                    | GX channels                      | 600 | _                          | 12,500 | 600         |                          | 12,500 | Mbps  |

Page 34 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (1)

| Symbol/<br>Description     | Conditions |     | Transceivei<br>peed Grade |     | T<br>Sp | Unit |     |    |
|----------------------------|------------|-----|---------------------------|-----|---------|------|-----|----|
| Description                |            | Min | Тур                       | Max | Min     | Тур  | Max |    |
| t <sub>pll_lock</sub> (14) | _          | _   | _                         | 10  | _       | _    | 10  | μs |

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>LTB</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) tLTD is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (17) For ES devices, RREF is 2000  $\Omega$  ±1%.
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Page 38 Switching Characteristics

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

## **Core Performance Specifications**

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

### **Clock Tree Specifications**

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

|                              | Performance              |                          |        |      |  |  |  |
|------------------------------|--------------------------|--------------------------|--------|------|--|--|--|
| Symbol                       | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and<br>I3YY | C4, I4 | Unit |  |  |  |
| Global and<br>Regional Clock | 717                      | 650                      | 580    | MHz  |  |  |  |
| Periphery Clock              | 550                      | 500                      | 500    | MHz  |  |  |  |

### Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

Switching Characteristics Page 45

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

| Cumbal  | Conditions   | C1  |     | C2,  | C2L, I | 2, I2L | C3,  | I3, I3I | ., I3YY |      | C4,I4 | 4   | IIi. |      |
|---|--|-----|-----|------|--------|--------|------|---------|---------|------|-------|-----|------|------|
| Symbol  | Conditions   | Min | Тур | Max  | Min    | Тур    | Max  | Min     | Тур     | Max  | Min   | Тур | Max  | Unit |
| Transmitter   |  |     |     |      |        |        |      |         |         |      |       |     |      |      |
|   | SERDES factor J<br>= 3 to 10 (9), (11),<br>(12), (13), (14), (15),<br>(16) | (6) | _   | 1600 | (6)    | _      | 1434 | (6)     | _       | 1250 | (6)   | _   | 1050 | Mbps |
| True<br>Differential<br>I/O Standards   | SERDES factor J ≥ 4  LVDS TX with DPA (12), (14), (15), (16)               | (6) | _   | 1600 | (6)    | _      | 1600 | (6)     | _       | 1600 | (6)   |     | 1250 | Mbps |
| - f <sub>HSDR</sub> (data rate)   | SERDES factor J<br>= 2,<br>uses DDR<br>Registers                           | (6) | _   | (7)  | (6)    | _      | (7)  | (6)     | _       | (7)  | (6)   | _   | (7)  | Mbps |
|   | SERDES factor J<br>= 1,<br>uses SDR<br>Register                            | (6) | _   | (7)  | (6)    | _      | (7)  | (6)     | _       | (7)  | (6)   | _   | (7)  | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) (10) | SERDES factor J<br>= 4 to 10 (17)  | (6) | _   | 1100 | (6)    | _      | 1100 | (6)     | _       | 840  | (6)   |     | 840  | Mbps |
| t <sub>x Jitter</sub> - True<br>Differential  | Total Jitter for<br>Data Rate<br>600 Mbps -<br>1.25 Gbps                   | _   | _   | 160  | _      | _      | 160  | _       | _       | 160  | _     | _   | 160  | ps   |
| I/O Standards   | Total Jitter for<br>Data Rate<br>< 600 Mbps                                | _   | _   | 0.1  | _      | _      | 0.1  | _       | _       | 0.1  | _     | _   | 0.1  | UI   |
| t <sub>x Jitter</sub> -<br>Emulated<br>Differential<br>I/O Standards  | Total Jitter for<br>Data Rate<br>600 Mbps - 1.25<br>Gbps                   | _   | _   | 300  | _      | _      | 300  | _       | _       | 300  | _     | _   | 325  | ps   |
| with Three<br>External<br>Output<br>Resistor<br>Network   | Total Jitter for<br>Data Rate<br>< 600 Mbps                                | _   | _   | 0.2  | _      | _      | 0.2  | _       | _       | 0.2  | _     | _   | 0.25 | UI   |

Page 46 Switching Characteristics

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 3 of 4)

|                                       |   | C1  |     | C2,  | C2L, I | 2, I2L | C3,  | 13, I3L | ., I3YY | C4,14 |     |     |      |      |
|---------------------------------------|---|-----|-----|------|--------|--------|------|---------|---------|-------|-----|-----|------|------|
| Symbol                                | Conditions  | Min | Тур | Max  | Min    | Тур    | Max  | Min     | Тур     | Max   | Min | Тур | Max  | Unit |
| t <sub>DUTY</sub>                     | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards | 45  | 50  | 55   | 45     | 50     | 55   | 45      | 50      | 55    | 45  | 50  | 55   | %    |
|                                       | True Differential<br>I/O Standards  | _   | _   | 160  | _      | _      | 160  | _       | _       | 200   | _   | _   | 200  | ps   |
| t <sub>RISE</sub> & t <sub>FALL</sub> | Emulated Differential I/O Standards with three external output resistor networks          | _   |     | 250  | _      | _      | 250  | _       |         | 250   | _   |     | 300  | ps   |
| TCCS Emi                              | True Differential<br>I/O Standards  | _   | _   | 150  | _      |        | 150  |         | _       | 150   |     | _   | 150  | ps   |
|                                       | Emulated<br>Differential I/O<br>Standards   | _   | _   | 300  | _      | _      | 300  | _       |         | 300   | _   |     | 300  | ps   |
| Receiver                              |   |     |     |      |        |        |      |         |         |       |     |     |      |      |
|                                       | SERDES factor J<br>= 3 to 10 (11), (12),<br>(13), (14), (15), (16)                        | 150 | _   | 1434 | 150    | _      | 1434 | 150     | _       | 1250  | 150 | _   | 1050 | Mbps |
| True<br>Differential<br>I/O Standards | SERDES factor J ≥ 4  LVDS RX with DPA (12), (14), (15), (16)                              | 150 | _   | 1600 | 150    | _      | 1600 | 150     | _       | 1600  | 150 | _   | 1250 | Mbps |
| - f <sub>HSDRDPA</sub><br>(data rate) | SERDES factor J<br>= 2,<br>uses DDR<br>Registers  | (6) | _   | (7)  | (6)    | _      | (7)  | (6)     |         | (7)   | (6) |     | (7)  | Mbps |
|                                       | SERDES factor J<br>= 1,<br>uses SDR<br>Register   | (6) | _   | (7)  | (6)    | _      | (7)  | (6)     |         | (7)   | (6) | _   | (7)  | Mbps |

Page 48 Switching Characteristics

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard           | Training Pattern    | Number of Data<br>Transitions in One<br>Repetition of the<br>Training Pattern | Number of<br>Repetitions per 256<br>Data Transitions <sup>(4)</sup> | Maximum              |  |
|--------------------|---------------------|---|---|----------------------|--|
| SPI-4              | 0000000001111111111 | 2   | 128   | 640 data transitions |  |
| Parallel Rapid I/O | 00001111            | 2   | 128   | 640 data transitions |  |
| Farallel hapiu 1/0 | 10010000            | 4   | 64  | 640 data transitions |  |
| Miscellaneous      | 10101010            | 8   | 32  | 640 data transitions |  |
| Miscellaneous      | 01010101            | 8   | 32  | 640 data transitions |  |

#### Notes to Table 37:

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in this table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate  $\geq$  1.25 Gbps.

Figure 8. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate  $\geq$  1.25 Gbps

LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification


Switching Characteristics Page 49

Table 38. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate  $\geq$  1.25 Gbps

| Jitter Fr | Jitter Frequency (Hz) |        |  |  |
|-----------|-----------------------|--------|--|--|
| F1        | 10,000                | 25.000 |  |  |
| F2        | 17,565                | 25.000 |  |  |
| F3        | 1,493,000             | 0.350  |  |  |
| F4        | 50,000,000            | 0.350  |  |  |

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.

Figure 9. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate < 1.25 Gbps



### DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1      | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4   | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933          | 300-890           | 300-890 | MHz  |

### Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices (1), (2) (Part 1 of 2)

| Speed Grade      | Min | Max | Unit |
|------------------|-----|-----|------|
| C1               | 8   | 14  | ps   |
| C2, C2L, I2, I2L | 8   | 14  | ps   |
| C3,I3, I3L, I3YY | 8   | 15  | ps   |

Page 52 Configuration Specification

### **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C   | 1   | C2, C2 | L, I2, I2L |     | 3, I3L,<br>3YY | C4  | 1,14 | Unit |
|-------------------|-----|-----|--------|------------|-----|----------------|-----|------|------|
| -                 | Min | Max | Min    | Max        | Min | Max            | Min | Max  |      |
| Output Duty Cycle | 45  | 55  | 45     | 55         | 45  | 55             | 45  | 55   | %    |

#### Note to Table 44:

## **Configuration Specification**

## **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |  |  |
|-----------|---------|---------|--|--|
| Fast      | 4 ms    | 12 ms   |  |  |
| Standard  | 100 ms  | 300 ms  |  |  |

### Note to Table 45:

## **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description              | Min | Max | Unit |
|-------------------------|--------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period (2)     | 30  | _   | ns   |
| t <sub>JCP</sub>        | TCK clock period (2)     | 167 | _   | ns   |
| t <sub>JCH</sub>        | TCK clock high time (2)  | 14  | _   | ns   |
| t <sub>JCL</sub>        | TCK clock low time (2)   | 14  | _   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time | 2   | _   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time | 3   | _   | ns   |

<sup>(1)</sup> The DCD numbers do not cover the core clock network.

<sup>(1)</sup> You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Configuration Specification Page 53

| Table 46. | JTAG Timino | Parameters ar | nd Values | for Stratix V Devices |
|-----------|-------------|---------------|-----------|-----------------------|
|-----------|-------------|---------------|-----------|-----------------------|

| Symbol            | Description                              | Min | Max               | Unit |
|-------------------|--|-----|-------------------|------|
| t <sub>JPH</sub>  | JTAG port hold time                      | 5   | _                 | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                | _   | 11 <sup>(1)</sup> | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output | _   | 14 <sup>(1)</sup> | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance | _   | 14 <sup>(1)</sup> | ns   |

#### Notes to Table 46:

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 12 ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
- (2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

## **Raw Binary File Size**

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family       | Device   | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) (4), (5) |
|--------------|----------|------------------------------|--------------------------------|---------------------------------|
|              | 5SGXA3   | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                         |
|              |          | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                         |
|              | 5SGXA4   | _                            | 213,798,880                    | 563,672                         |
|              | 5SGXA5   | _                            | 269,979,008                    | 562,392                         |
|              | 5SGXA7   | _                            | 269,979,008                    | 562,392                         |
| Stratix V GX | 5SGXA9   | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXAB   | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXB5   | _                            | 270,528,640                    | 584,344                         |
|              | 5SGXB6   | _                            | 270,528,640                    | 584,344                         |
|              | 5SGXB9   | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXBB   | _                            | 342,742,976                    | 700,888                         |
| Ctuativ V CT | 5SGTC5   | _                            | 269,979,008                    | 562,392                         |
| Stratix V GT | 5SGTC7   | _                            | 269,979,008                    | 562,392                         |
|              | 5SGSD3   | <del>_</del>                 | 137,598,880                    | 564,504                         |
|              | 5SGSD4 - | F1517                        | 213,798,880                    | 563,672                         |
| Stratix V GS |          | _                            | 137,598,880                    | 564,504                         |
|              | 5SGSD5   | <del>_</del>                 | 213,798,880                    | 563,672                         |
|              | 5SGSD6   | _                            | 293,441,888                    | 565,528                         |
|              | 5SGSD8   | _                            | 293,441,888                    | 565,528                         |

Page 56 Configuration Specification

Table 49. DCLK-to-DATA[] Ratio (1) (Part 2 of 2)

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |
|-------------------------|---------------|-----------------|-------------------------|
|                         | Disabled      | Disabled        | 1                       |
| FPP ×32                 | Disabled      | Enabled         | 4                       |
|                         | Enabled       | Disabled        | 8                       |
|                         | Enabled       | Enabled         | 8                       |

#### Note to Table 49:


(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio -1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



### Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V<sub>CCPGM</sub> must be high enough to meet the V<sub>IH</sub> specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V<sub>CCPGM</sub>.
- (2) You can leave the nceo pin unconnected or use it as a user I/O pin when it does not feed another device's nce pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP  $\times 8$ , use DATA [7..0]. If you use FPP  $\times 16$ , use DATA [15..0].

Configuration Specification Page 61

## **Active Serial Configuration Timing**

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52. DCLK Frequency Specification in the AS Configuration Scheme (1), (2)


| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3     | 7.9     | 12.5    | MHz  |
| 10.6    | 15.7    | 25.0    | MHz  |
| 21.3    | 31.4    | 50.0    | MHz  |
| 42.6    | 62.9    | 100.0   | MHz  |

#### Notes to Table 52:

- This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.

Figure 14. AS Configuration Timing



### Notes to Figure 14:

- (1) If you are using AS ×4 mode, this signal represents the AS\_DATA [3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or  ${\tt CLKUSR}$  pin.
- (3) After the option bit to enable the  $INIT\_DONE$  pin is configured into the device, the  $INIT\_DONE$  goes low.

Table 53 lists the timing parameters for AS  $\times 1$  and AS  $\times 4$  configurations in Stratix V devices.

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices (1), (2) (Part 1 of 2)

| Symbol          | Parameter                                   | Minimum | Maximum | Units |
|-----------------|---|---------|---------|-------|
| t <sub>CO</sub> | DCLK falling edge to AS_DATAO/ASDO output   | _       | 2       | ns    |
| t <sub>SU</sub> | Data setup time before falling edge on DCLK | 1.5     | _       | ns    |
| t <sub>H</sub>  | Data hold time after falling edge on DCLK   | 0       | _       | ns    |

Page 66 Glossary

Table 60. Glossary (Part 2 of 4)

| Letter           | Subject                       | Definitions  |
|------------------|-------------------------------|--|
| G                |                               |  |
| Н                | _                             | <del>-</del>   |
| 1                |                               |  |
| J                | JTAG Timing<br>Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus).  JTAG Timing Specifications:  TMS  TDI  TCK  TJPSU  TJ |
| K<br>L<br>M<br>N | _                             |  |
| P                | PLL<br>Specifications         | Diagram of PLL Specifications (1)  CLKOUT Pins  Four Core Clock  Reconfigurable in User Mode  External Feedback  Note:  (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.   |
| Q                | _                             | <del>-</del>   |
| R                | R <sub>L</sub>                | Receiver differential input discrete resistor (external to the Stratix V device).  |
|                  | _ <u>-</u>                    | 1  |