### Intel - 5SGXEA7K2F40C3 Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	234720
Number of Logic Elements/Cells	622000
Total RAM Bits	51200000
Number of I/O	696
Number of Gates	-
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1517-BBGA, FCBGA
Supplier Device Package	1517-FBGA (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5sgxea7k2f40c3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

							(	-,
Transceiver Speed	Core Speed Grade							
Grade	C1	C2, C2L	C3	C4	12, 12L	13, 13L	<b>I</b> 3YY	14
3		Yes	Yes	Yes		Yes	Yes (4)	Yes
GX channel—8.5 Gbps	—	165	165	165		163	163 17	165

#### Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering <sup>(1), (2), (3)</sup> (Part 2 of 2)

Notes to Table 1:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

(3) C2L, I2L, and I3L speed grades are for low-power devices.

(4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices. **Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering** <sup>(1)</sup>, <sup>(2)</sup>

Transaction Oracle Oracle	Core Speed Grade					
Transceiver Speed Grade	C1	C2	12	13		
2 GX channel—12.5 Gbps GT channel—28.05 Gbps	Yes	Yes	_	_		
3 GX channel—12.5 Gbps GT channel—25.78 Gbps	Yes	Yes	Yes	Yes		

#### Notes to Table 2:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

## **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 3.	Absolute	Maximum	<b>Ratings</b>	for Stratix \	/ Devices	(Part 1 of 2)
----------	----------	---------	----------------	---------------	-----------	---------------

Symbol	Description	Minimum	Maximum	Unit
V <sub>CC</sub>	Power supply for core voltage and periphery circuitry	-0.5	1.35	V
V <sub>CCPT</sub>	Power supply for programmable power technology	-0.5	1.8	V
V <sub>CCPGM</sub>	Power supply for configuration pins	-0.5	3.9	V
V <sub>CC_AUX</sub>	Auxiliary supply for the programmable power technology	-0.5	3.4	V
V <sub>CCBAT</sub>	Battery back-up power supply for design security volatile key register	-0.5	3.9	V
V <sub>CCPD</sub>	I/O pre-driver power supply	-0.5	3.9	V
V <sub>CCIO</sub>	I/O power supply	-0.5	3.9	V

Symbol	Description	Minimum	Maximum	Unit
V <sub>CCD_FPLL</sub>	PLL digital power supply	-0.5	1.8	V
V <sub>CCA_FPLL</sub>	PLL analog power supply	-0.5	3.4	V
VI	DC input voltage	-0.5	3.8	V
TJ	Operating junction temperature	-55	125	°C
T <sub>STG</sub>	Storage temperature (No bias)	-65	150	°C
I <sub>OUT</sub>	DC output current per pin	-25	40	mA

Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 2 of 2)

Table 4 lists the absolute conditions for the transceiver power supply for Stratix V GX, GS, and GT devices.

Table 4. Transceiver Power Supply Absolute Conditions for Stratix V GX, GS, and GT Devices

Symbol	Description	Devices	Minimum	Maximum	Unit
V <sub>CCA_GXBL</sub>	Transceiver channel PLL power supply (left side)	GX, GS, GT	-0.5	3.75	V
V <sub>CCA_GXBR</sub>	Transceiver channel PLL power supply (right side)	GX, GS	-0.5	3.75	V
V <sub>CCA_GTBR</sub>	Transceiver channel PLL power supply (right side)	GT	-0.5	3.75	V
V <sub>CCHIP_L</sub>	Transceiver hard IP power supply (left side)	GX, GS, GT	-0.5	1.35	V
V <sub>CCHIP_R</sub>	Transceiver hard IP power supply (right side)	GX, GS, GT	-0.5	1.35	V
V <sub>CCHSSI_L</sub>	Transceiver PCS power supply (left side)	GX, GS, GT	-0.5	1.35	V
V <sub>CCHSSI_R</sub>	Transceiver PCS power supply (right side)	GX, GS, GT	-0.5	1.35	V
V <sub>CCR_GXBL</sub>	Receiver analog power supply (left side)	GX, GS, GT	-0.5	1.35	V
V <sub>CCR_GXBR</sub>	Receiver analog power supply (right side)	GX, GS, GT	-0.5	1.35	V
V <sub>CCR_GTBR</sub>	Receiver analog power supply for GT channels (right side)	GT	-0.5	1.35	V
V <sub>CCT_GXBL</sub>	Transmitter analog power supply (left side)	GX, GS, GT	-0.5	1.35	V
V <sub>CCT_GXBR</sub>	Transmitter analog power supply (right side)	GX, GS, GT	-0.5	1.35	V
V <sub>CCT_GTBR</sub>	Transmitter analog power supply for GT channels (right side)	GT	-0.5	1.35	V
V <sub>CCL_GTBR</sub>	Transmitter clock network power supply (right side)	GT	-0.5	1.35	V
V <sub>CCH_GXBL</sub>	Transmitter output buffer power supply (left side)	GX, GS, GT	-0.5	1.8	V
V <sub>CCH_GXBR</sub>	Transmitter output buffer power supply (right side)	GX, GS, GT	-0.5	1.8	V

#### **Maximum Allowed Overshoot and Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in Table 5 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

			<b>Resistance Tolerance</b>				
Symbol	Description	Conditions	C1	C2,I2	C3, I3, I3YY	C4, I4	Unit
50-Ω R <sub>S</sub>	Internal series termination without calibration (50- $\Omega$ setting)	$V_{CCIO} = 1.8$ and 1.5 V	±30	±30	±40	±40	%
50-Ω R <sub>S</sub>	Internal series termination without calibration (50- $\Omega$ setting)	V <sub>CCI0</sub> = 1.2 V	±35	±35	±50	±50	%
100-Ω R <sub>D</sub>	Internal differential termination (100- $\Omega$ setting)	V <sub>CCPD</sub> = 2.5 V	±25	±25	±25	±25	%

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

## Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} \,=\, R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

#### Notes to Equation 1:

- (1) The  $R_{OCT}$  value shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the V<sub>CCIO</sub> at power-up.
- (5) dR/dT is the percentage change of  $R_{\text{SCAL}}$  with temperature.
- (6) dR/dV is the percentage change of  $\mathsf{R}_{\mathsf{SCAL}}$  with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

Table 13.	OCT Variation after Power-U	Calibration for Stratix V Devices	(Part 1 of 2) <sup>(1)</sup>
-----------	-----------------------------	-----------------------------------	------------------------------

Symbol	Description	V <sub>CCIO</sub> (V)	Typical	Unit
dR/dV		3.0	0.0297	
	OCT variation with voltage without recalibration	2.5	0.0344	
		1.8	0.0499	%/mV
		1.5	0.0744	
		1.2	0.1241	

1/0 Stondard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)		
I/O Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	V <sub>REF</sub> – 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> – 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	0.49 * V <sub>CCI0</sub>	0.5 * VCCIO	0.51 * V <sub>CCIO</sub>
SSTL-135 Class I, II	1.283	1.35	1.418	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	0.49 * V <sub>CCI0</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>
SSTL-125 Class I, II	1.19	1.25	1.26	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCI0</sub>	0.49 * V <sub>CCI0</sub>	0.5 * VCCIO	0.51 * V <sub>CCIO</sub>
SSTL-12 Class I, II	1.14	1.20	1.26	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	0.49 * V <sub>CCI0</sub>	0.5 * VCCIO	0.51 * V <sub>CCIO</sub>
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V <sub>CCI0</sub> /2	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V <sub>CCI0</sub> /2	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 * V <sub>CCI0</sub>	0.5 * V <sub>CCIO</sub>	0.53 * V <sub>CCIO</sub>	—	V <sub>CCI0</sub> /2	
HSUL-12	1.14	1.2	1.3	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	—	_	_

Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Device	es
---	----

Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices	(Part 1 of 2)
---	---------------

I/O Standard	V <sub>IL(D(</sub>	<sub>:)</sub> (V)	V <sub>IH(D</sub>	<sub>C)</sub> (V)	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>ol</sub> (V)	V <sub>oh</sub> (V)	L (mA)	I <sub>oh</sub>
ijo Stalluaru	Min	Max	Min	Max	Max	Min	Max	Min	I <sub>ol</sub> (mA)	(mÅ)
SSTL-2 Class I	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCI0</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.608	V <sub>TT</sub> + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCI0</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCI0</sub> + 0.3	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> – 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCI0</sub> + 0.3	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCI0</sub> – 0.28	13.4	-13.4
SSTL-15 Class I		V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> – 0.175	V <sub>REF</sub> + 0.175	0.2 * V <sub>CCI0</sub>	0.8 * V <sub>CCI0</sub>	8	-8
SSTL-15 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> – 0.175	V <sub>REF</sub> + 0.175	0.2 * V <sub>CCI0</sub>	0.8 * V <sub>CCI0</sub>	16	-16
SSTL-135 Class I, II		V <sub>REF</sub> – 0.09	V <sub>REF</sub> + 0.09	_	V <sub>REF</sub> – 0.16	V <sub>REF</sub> + 0.16	0.2 * V <sub>CCI0</sub>	0.8 * V <sub>CCI0</sub>	_	_
SSTL-125 Class I, II		V <sub>REF</sub> – 0.85	V <sub>REF</sub> + 0.85	_	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	0.2 * V <sub>CCI0</sub>	0.8 * V <sub>CCI0</sub>	_	_
SSTL-12 Class I, II		V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1		V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>		_

# **Switching Characteristics**

This section provides performance characteristics of the Stratix V core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

# **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 23 lists the Stratix V GX and GS transceiver specifications.

Table 23.	<b>Transceiver S</b>	necifications (	for Stratix	V GX and GS	Devices (1)	(Part 1 of 7)
	114113001101 0	poontoutions	IOI OUIUUA			(1 41 ( 1 01 1)

Symbol/ Description	Conditions	Transceiver Speed Grade 1			Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
<b>Reference Clock</b>											
Supported I/O Standards	Dedicated reference clock pin	1.2-V	PCML,	1.4-V PCM	L, 1.5-V		, 2.5-V PCN HCSL	1L, Diffe	rential	LVPECL, L\	/DS, and
Standards	RX reference clock pin	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS									
Input Reference Clock Frequency (CMU PLL) <sup>(8)</sup>	_	40	_	710	40	_	710	40	_	710	MHz
Input Reference Clock Frequency (ATX PLL) <sup>(8)</sup>	_	100		710	100		710	100	_	710	MHz
Rise time	Measure at ±60 mV of differential signal <sup>(26)</sup>	_	_	400	_	_	400	_	_	400	ps
Fall time	Measure at ±60 mV of differential signal <sup>(26)</sup>	_	_	400			400	_		400	μο
Duty cycle	—	45		55	45		55	45	—	55	%
Spread-spectrum modulating clock frequency	PCI Express® (PCIe <sup>®</sup> )	30		33	30		33	30		33	kHz

Symbol/ Description	Conditions	Tra	nsceive Grade	r Speed 1	Transceiver Speed Grade 2			Trai	nsceive Grade	r Speed 3	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	85– $\Omega$ setting		85 ± 30%		—	85 ± 30%			85 ± 30%		Ω
Differential on-	100–Ω setting	_	100 ± 30%		_	100 ± 30%		_	100 ± 30%		Ω
chip termination resistors <sup>(21)</sup>	120–Ω setting	_	120 ± 30%		_	120 ± 30%		_	120 ± 30%		Ω
	150-Ω setting	_	150 ± 30%	_	_	150 ± 30%		_	150 ± 30%		Ω
	V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V full bandwidth		600		_	600	_		600		mV
V <sub>ICM</sub> (AC and DC	V <sub>CCR_GXB</sub> = 0.85 V or 0.9 V half bandwidth	_	600	_	_	600	_	_	600	_	mV
coupled)	V <sub>CCR_GXB</sub> = 1.0 V/1.05 V full bandwidth	_	700		_	700			700		mV
	V <sub>CCR_GXB</sub> = 1.0 V half bandwidth		750	_	_	750	_	_	750	_	mV
t <sub>LTR</sub> <sup>(11)</sup>	_	_	—	10	—	—	10	—	—	10	μs
t <sub>LTD</sub> (12)	_	4			4			4			μs
t <sub>LTD_manual</sub> <sup>(13)</sup>		4			4			4	_		μs
t <sub>LTR_LTD_manual</sub> <sup>(14)</sup>		15			15	—		15	—		μs
Run Length	_	_		200		—	200		—	200	UI
Programmable equalization (AC Gain) <sup>(10)</sup>	Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz)			16	_		16	_		16	dB

 Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 4 of 7)

## Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 6 of 7)

Symbol/	Conditions	Trai	isceive Grade	r Speed 1	Transceiver Speed Grade 2			Tran	isceive Grade	er Speed e 3	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Inter-transceiver block transmitter channel-to- channel skew	xN PMA bonded mode			500	_		500	_		500	ps
CMU PLL											
Supported Data Range	_	600		12500	600	_	12500	600	_	8500/ 10312.5 (24)	Mbps
t <sub>pll_powerdown</sub> <sup>(15)</sup>	_	1		—	1	—	—	1	—	—	μs
t <sub>pll_lock</sub> (16)	_		_	10	_	_	10	—	—	10	μs
ATX PLL	1										
	VCO post-divider L=2	8000		14100	8000	_	12500	8000	_	8500/ 10312.5 (24)	Mbps
Current and Date	L=4	4000	_	7050	4000	_	6600	4000	—	6600	Mbps
Supported Data Rate Range	L=8	2000	_	3525	2000	_	3300	2000	_	3300	Mbps
	L=8, Local/Central Clock Divider =2	1000	_	1762.5	1000		1762.5	1000		1762.5	Mbps
t <sub>pll_powerdown</sub> (15)	_	1		_	1			1	—	_	μs
t <sub>pll_lock</sub> <sup>(16)</sup>	—			10	—	—	10	—	—	10	μs
fPLL	•			•					•		
Supported Data Range	_	600	_	3250/ 3125 <sup>(25)</sup>	600	_	3250/ 3125 <sup>(25)</sup>	600	_	3250/ 3125 <sup>(25)</sup>	Mbps
t <sub>pll_powerdown</sub> <sup>(15)</sup>	_	1	_	_	1	_	—	1	—	—	μs

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

		ATX PLL			CMU PLL <sup>(2)</sup>	)		fPLL	
Clock Network	Non- bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non- bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non- bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span
x1 <sup>(3)</sup>	14.1	—	6	12.5	_	6	3.125	_	3
x6 <sup>(3)</sup>	_	14.1	6	_	12.5	6	_	3.125	6
x6 PLL Feedback <sup>(4)</sup>	_	14.1	Side- wide	_	12.5	Side- wide		_	_
xN (PCIe)	_	8.0	8	_	5.0	8	_	_	_
VN (Native DHV ID)	8.0	8.0	Up to 13 channels above and below PLL	7.99	7.99	Up to 13 channels above	3.125	3.125	Up to 13 channels above
xN (Native PHY IP)	_	8.01 to 9.8304	Up to 7 channels above and below PLL	7.55	7.55	and below PLL	3.120	0.120	and below PLL


Notes to Table 24:

(1) Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

(2) ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

(3) Channel span is within a transceiver bank.

(4) Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.






Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)

Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

## Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)<sup>(1)</sup>

Symbol/	Conditions		Transceive Speed Grade			Fransceive Deed Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	Ī
	100 Hz			-70			-70	
Transmitter REFCLK	1 kHz		_	-90	_	_	-90	-
Phase Noise (622	10 kHz		_	-100	_	_	-100	dBc/Hz
MHz) <sup>(18)</sup>	100 kHz		—	-110	_	—	-110	-
	$\geq$ 1 MHz		—	-120	_	—	-120	-
Transmitter REFCLK Phase Jitter (100 MHz) <sup>(15)</sup>	10 kHz to 1.5 MHz (PCIe)		_	3	_		3	ps (rms)
RREF <sup>(17)</sup>	—		1800 ± 1%	_	_	1800 ± 1%	_	Ω
Transceiver Clocks								
fixedclk <b>clock</b> frequency	PCIe Receiver Detect		100 or 125	_	_	100 or 125	_	MHz
Reconfiguration clock (mgmt_clk_clk) frequency	_	100	_	125	100	_	125	MHz
Receiver				•				
Supported I/O Standards	—		1.4-V PCMI	_, 1.5-V PCM	L, 2.5-V PCI	ML, LVPEC	L, and LVDS	3
Data rate (Standard PCS) <sup>(21)</sup>	GX channels	600	_	8500	600	_	8500	Mbps
Data rate (10G PCS) <sup>(21)</sup>	GX channels	600	_	12,500	600	_	12,500	Mbps
Data rate	GT channels	19,600	—	28,050	19,600	—	25,780	Mbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>	GT channels	_	_	1.2	_	_	1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	GT channels	-0.4	_	_	-0.4		_	V
Maximum peak-to-peak	GT channels	_	—	1.6	—	—	1.6	V
differential input voltage V <sub>ID</sub> (diff p-p) before device configuration <sup>(20)</sup>	GX channels				(8)			
	GT channels							
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration ( <sup>16</sup> ), ( <sup>20</sup> )	V <sub>CCR_GTB</sub> = 1.05 V (V <sub>ICM</sub> = 0.65 V)	—	-	2.2	_	_	2.2	V
oomguration ( ), ( )	GX channels		•	•	(8)			
Minimum differential	GT channels	200	_		200			mV
eye opening at receiver serial input pins <sup>(4)</sup> , <sup>(20)</sup>	GX channels				(8)			

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) (	Fransceiver Specifications for Stratix V GT Devices (Part 5 of 5) <sup>(1)</sup>
---	--

Symbol/ Description	Conditions		Transceivei peed Grade			Fransceive Deed Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	
t <sub>pll_lock</sub> <sup>(14)</sup>	—	—	_	10	—	—	10	μs

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>1 TR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll\_powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin  $V_{ICM}$ ).
- (17) For ES devices, RREF is 2000  $\Omega \pm 1\%$ .
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Table 29 shows the  $V_{\text{OD}}$  settings for the GT channel.

Table 29.	Typical Von Setting	g for GT Channel, T	<b>EX Termination = 100</b> $\Omega$
-----------	---------------------	---------------------	--------------------------------------

Symbol	V <sub>OD</sub> Setting	V <sub>op</sub> Value (mV)
	0	0
	1	200
$\mathbf{V}_{0D}$ differential peak to peak typical (1)	2	400
VOD unicicilitat peak to peak typical (*)	3	600
	4	800
	5	1000

#### Note:

(1) Refer to Figure 4.

# **PLL Specifications**

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to  $85^{\circ}$ C) and the industrial junction temperature range (-40° to  $100^{\circ}$ C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (C1, C2, C2L, I2, and I2L speed grades)	5	_	800 (1)	MHz
f <sub>IN</sub>	Input clock frequency (C3, I3, I3L, and I3YY speed grades)	5	_	800 (1)	MHz
	Input clock frequency (C4, I4 speed grades)	5	_	650 <sup>(1)</sup>	MHz
f <sub>INPFD</sub>	Input frequency to the PFD	5	—	325	MHz
f <sub>finpfd</sub>	Fractional Input clock frequency to the PFD	50	—	160	MHz
	PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades)	600	_	1600	MHz
f <sub>VCO</sub>	PLL VCO operating range (C3, I3, I3L, I3YY speed grades)	600	_	1600	MHz
	PLL VCO operating range (C4, I4 speed grades)	600	—	1300	MHz
t <sub>einduty</sub>	Input clock or external feedback clock input duty cycle	40		60	%
	Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades)	—	_	717 <sup>(2)</sup>	MHz
f <sub>out</sub>	Output frequency for an internal global or regional clock (C3, I3, I3L speed grades)	_	_	650 <sup>(2)</sup>	MHz
	Output frequency for an internal global or regional clock (C4, I4 speed grades)	_	_	580 <sup>(2)</sup>	MHz
f <sub>out_ext</sub>	Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades)	_	_	800 (2)	MHz
	Output frequency for an external clock output (C3, I3, I3L speed grades)	_	_	667 <sup>(2)</sup>	MHz
	Output frequency for an external clock output (C4, I4 speed grades)	_	_	553 <sup>(2)</sup>	MHz
t <sub>outduty</sub>	Duty cycle for a dedicated external clock output (when set to <b>50%</b> )	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	_	—	10	ns
f <sub>dyconfigclk</sub>	Dynamic Configuration Clock used for <code>mgmt_clk</code> and <code>scanclk</code>	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from the end-of-device configuration or deassertion of areset	_	_	1	ms
t <sub>olock</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth		0.3	—	MHz
f <sub>CLBW</sub>	PLL closed-loop medium bandwidth	_	1.5		MHz
	PLL closed-loop high bandwidth (7)		4	—	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift			±50	ps
t <sub>areset</sub>	Minimum pulse width on the areset signal	10	_		ns

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

Symbol	Parameter	Minimum	Maximum	Units
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	—	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	—	μS
t <sub>status</sub>	nSTATUS low pulse width	268	1,506 <sup>(2)</sup>	μS
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	—	1,506 <sup>(3)</sup>	μS
t <sub>CF2CK</sub> (6)	nCONFIG high to first rising edge on DCLK	1,506	_	μS
t <sub>ST2CK</sub> <sup>(6)</sup>	nSTATUS high to first rising edge of DCLK	2	_	μS
t <sub>DSU</sub>	DATA [] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA [] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	$0.45\times1/f_{MAX}$	—	S
t <sub>CL</sub>	DCLK low time	$0.45\times1/f_{MAX}$	—	S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	_	S
f	DCLK frequency (FPP ×8/×16)	—	125	MHz
f <sub>MAX</sub>	DCLK frequency (FPP ×32)	—	100	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(4)</sup>	175	437	μS
+	CONTRACT high to an union analysis	4 × maximum	iaximum	
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	DCLK period	—	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$\begin{array}{c} t_{\text{CD2CU}} + \\ (8576 \times \text{CLKUSR} \\ \text{period}) \ ^{(5)} \end{array}$	_	_

#### Notes to Table 50:

(1) Use these timing parameters when the decompression and design security features are disabled.

(2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(3) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

## FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

# **Active Serial Configuration Timing**

Table 52 lists the DCLK frequency specification in the AS configuration scheme.

Table 52.	DCLK Frequency	Specification in the <i>l</i>	AS Configuration Scheme	(1), (2)
-----------	----------------	-------------------------------	-------------------------	----------

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz
10.6	15.7	25.0	MHz
21.3	31.4	50.0	MHz
42.6	62.9	100.0	MHz


#### Notes to Table 52:

(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Figure 14 shows the single-device configuration setup for an AS ×1 mode.





#### Notes to Figure 14:

- (1) If you are using AS  $\times 4$  mode, this signal represents the AS\_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 53 lists the timing parameters for AS  $\times 1$  and AS  $\times 4$  configurations in Stratix V devices.

Symbol	Parameter	Minimum	Maximum	Units
t <sub>CO</sub>	DCLK falling edge to AS_DATA0/ASDO output	—	2	ns
t <sub>SU</sub>	Data setup time before falling edge on DCLK	1.5	—	ns
t <sub>H</sub>	Data hold time after falling edge on DCLK	0	—	ns

# **Remote System Upgrades**

Table 56 lists the timing parameter specifications for the remote system upgrade circuitry.

Table 56. Remote System Upgrade Circuitry Timing Specifications	Table 56.	<b>Remote System</b>	Upgrade Circuitry	y Timing S	<b>Specifications</b>
---	-----------	----------------------	-------------------	------------	-----------------------

Parameter	Minimum	Maximum	Unit
t <sub>RU_nCONFIG</sub> <sup>(1)</sup>	250	—	ns
t <sub>RU_nRSTIMER</sub> <sup>(2)</sup>	250	—	ns

#### Notes to Table 56:

- (1) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the Remote System Upgrade State Machine section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (2) This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the User Watchdog Timer section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

# **User Watchdog Internal Circuitry Timing Specification**

Table 57 lists the operating range of the 12.5-MHz internal oscillator.

#### Table 57. 12.5-MHz Internal Oscillator Specifications

Minimum	Typical	Maximum	Units		
5.3	7.9	12.5	MHz		

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

 You can download the Excel-based I/O Timing spreadsheet from the Stratix V Devices Documentation web page.

## **Programmable IOE Delay**

Table 58 lists the Stratix V IOE programmable delay settings.

Table 58. IOE Programmable Delay for Stratix V Devices (Part 1 of 2)

Parameter Available M		Min	Fast	Slow Model								
(1)	Settings	Offset (2)	Industrial	Commercial	C1	C2	C3	C4	12	13, 13YY	14	Unit
D1	64	0	0.464	0.493	0.838	0.838	0.924	1.011	0.844	0.921	1.006	ns
D2	32	0	0.230	0.244	0.415	0.415	0.459	0.503	0.417	0.456	0.500	ns

Parameter	Available	Min	Fast	Slow Model								
(1)	Settings	<b>Offset</b> (2)	Industrial	Commercial	C1	C2	C3	C4	12	13, 13YY	14	Unit
D3	8	0	1.587	1.699	2.793	2.793	2.992	3.192	2.811	3.047	3.257	ns
D4	64	0	0.464	0.492	0.838	0.838	0.924	1.011	0.843	0.920	1.006	ns
D5	64	0	0.464	0.493	0.838	0.838	0.924	1.011	0.844	0.921	1.006	ns
D6	32	0	0.229	0.244	0.415	0.415	0.458	0.503	0.418	0.456	0.499	ns

#### Notes to Table 58:

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D5, and D6 in the Assignment Name column of Assignment Editor.

(2) Minimum offset does not include the intrinsic delay.

## **Programmable Output Buffer Delay**

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

Table 59. Programmable Output Buffer Delay for Stratix V Devices (	Table 59.	Programmable Out	put Buffer Delay	y for Stratix V Devices (
--	-----------	------------------	------------------	---------------------------

Symbol	Parameter	Typical	Unit
	Rising and/or falling edge delay	0 (default)	ps
D		25	ps
D <sub>OUTBUF</sub>		50	ps
		75	ps

Note to Table 59:

(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

# Glossary

Table 60 lists the glossary for this chapter.

Table 60. Glossary (Part 1 of 4)

Letter	Subject	Definitions
Α		
В	—	—
С		
D	_	_
E		
	f <sub>HSCLK</sub>	Left and right PLL input clock frequency.
F	f <sub>HSDR</sub>	High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA.
	f <sub>hsdrdpa</sub>	High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.

Table 60.	Glossary	(Part 3 of 4)
-----------	----------	---------------

Letter	Subject	Definitions		
	SW (sampling window)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:         Bit Time         0.5 x TCCS       RSKM         Sampling Window       RSKM         0.5 x TCCS       RSKM		
S	Single-ended voltage referenced I/O standard	(SW)         The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.         The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:         Single-Ended Voltage Referenced I/O Standard		
	t <sub>C</sub>	High-speed receiver and transmitter input and output clock period.		
	TCCS (channel- to-channel-skew)	The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).		
		High-speed I/O block—Duty cycle on the high-speed transmitter output clock.		
т	t <sub>DUTY</sub>	<b>Timing Unit Interval (TUI)</b> The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_c/w)$		
	t <sub>FALL</sub>	Signal high-to-low transition time (80-20%) Cycle-to-cycle jitter tolerance on the PLL clock input.		
	t <sub>INCCJ</sub>			
	t <sub>OUTPJ_IO</sub>	Period jitter on the general purpose I/O driven by a PLL.		
	t <sub>outpj_dc</sub>	Period jitter on the dedicated clock output driven by a PLL.		
	<b>t</b> <sub>RISE</sub>	Signal low-to-high transition time (20-80%)		
U	_			

Letter	Subject	Definitions	
	V <sub>CM(DC)</sub>	DC common mode input voltage.	
	V <sub>ICM</sub>	Input common mode voltage—The common mode of the differential signal at the receiver.	
	V <sub>ID</sub>	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.	
	V <sub>DIF(AC)</sub>	AC differential input voltage—Minimum AC input differential voltage required for switching.	
	V <sub>DIF(DC)</sub>	DC differential input voltage— Minimum DC input differential voltage required for switching.	
	V <sub>IH</sub>	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.	
	V <sub>IH(AC)</sub>	High-level AC input voltage	
	V <sub>IH(DC)</sub>	High-level DC input voltage	
V	V <sub>IL</sub>	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.	
	V <sub>IL(AC)</sub>	Low-level AC input voltage	
	V <sub>IL(DC)</sub>	Low-level DC input voltage	
	V <sub>OCM</sub>	Output common mode voltage—The common mode of the differential signal at the transmitter.	
	V <sub>OD</sub>	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.	
	V <sub>SWING</sub>	Differential input voltage	
	V <sub>X</sub>	Input differential cross point voltage	
	V <sub>OX</sub>	Output differential cross point voltage	
W	W	High-speed I/O block—clock boost factor	
X			
Y	_	_	
Z			

### Table 60. Glossary (Part 4 of 4)

Table 61. Document Revision History (Part 3 of 3)

Date	Version	Changes
		■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60
May 2013	2.7	■ Added Table 24, Table 48
		<ul> <li>Updated Figure 9, Figure 10, Figure 11, Figure 12</li> </ul>
February 2013	2.6	<ul> <li>Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46</li> </ul>
		<ul> <li>Updated "Maximum Allowed Overshoot and Undershoot Voltage"</li> </ul>
		<ul> <li>Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35</li> </ul>
		Added Table 33
		<ul> <li>Added "Fast Passive Parallel Configuration Timing"</li> </ul>
	0.5	<ul> <li>Added "Active Serial Configuration Timing"</li> </ul>
December 2012	2.5	<ul> <li>Added "Passive Serial Configuration Timing"</li> </ul>
		<ul> <li>Added "Remote System Upgrades"</li> </ul>
		<ul> <li>Added "User Watchdog Internal Circuitry Timing Specification"</li> </ul>
		<ul> <li>Added "Initialization"</li> </ul>
		<ul> <li>Added "Raw Binary File Size"</li> </ul>
	2.4	<ul> <li>Added Figure 1, Figure 2, and Figure 3.</li> </ul>
June 2012		<ul> <li>Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.</li> </ul>
		<ul> <li>Various edits throughout to fix bugs.</li> </ul>
		<ul> <li>Changed title of document to Stratix V Device Datasheet.</li> </ul>
		Removed document from the Stratix V handbook and made it a separate document.
February 2012	2.3	Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.
December 2011	2.2	■ Added Table 2–31.
	2.2	■ Updated Table 2–28 and Table 2–34.
		<ul> <li>Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.</li> </ul>
November 2011	2.1	<ul> <li>Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.</li> </ul>
		<ul> <li>Various edits throughout to fix SPRs.</li> </ul>
May 2011		<ul> <li>Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.</li> </ul>
	2.0	<ul> <li>Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.</li> </ul>
		<ul> <li>Chapter moved to Volume 1.</li> </ul>
		<ul> <li>Minor text edits.</li> </ul>
		■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.
December 2010	1.1	<ul> <li>Converted chapter to the new template.</li> </ul>
		<ul> <li>Minor text edits.</li> </ul>
July 2010	1.0	Initial release.