Intel - 5SGXEA7K3F40C4 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|-----------------------------------------------------------|
| Number of LABs/CLBs | 234720 |
| Number of Logic Elements/Cells | 622000 |
| Total RAM Bits | 51200000 |
| Number of I/O | 696 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1517-BBGA, FCBGA |
| Supplier Device Package | 1517-FBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxea7k3f40c4 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

This section lists the functional operating limits for the AC and DC parameters for Stratix V devices. Table 6 lists the steady-state voltage and current values expected from Stratix V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 1 of 2)

| Symbol | Description | Condition | Min ⁽⁴⁾ | Тур | Max ⁽⁴⁾ | Unit |
|------------------------|-------------------------------------------------------------------------------------------------------------------|------------|--------------------|------|--------------------|------|
| | Core voltage and periphery circuitry power supply (C1, C2, I2, and I3YY speed grades) | _ | 0.87 | 0.9 | 0.93 | V |
| V _{CC} | Core voltage and periphery circuitry power supply (C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) ⁽³⁾ | | 0.82 | 0.85 | 0.88 | V |
| V _{CCPT} | Power supply for programmable power technology | _ | 1.45 | 1.50 | 1.55 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | | 2.375 | 2.5 | 2.625 | V |
| VI (1) | I/O pre-driver (3.0 V) power supply | _ | 2.85 | 3.0 | 3.15 | V |
| VCCPD | I/O pre-driver (2.5 V) power supply | | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (3.0 V) power supply | _ | 2.85 | 3.0 | 3.15 | V |
| | I/O buffers (2.5 V) power supply | | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (1.8 V) power supply | _ | 1.71 | 1.8 | 1.89 | V |
| V _{CCIO} | I/O buffers (1.5 V) power supply | _ | 1.425 | 1.5 | 1.575 | V |
| | I/O buffers (1.35 V) power supply | | 1.283 | 1.35 | 1.45 | V |
| | I/O buffers (1.25 V) power supply | _ | 1.19 | 1.25 | 1.31 | V |
| | I/O buffers (1.2 V) power supply | _ | 1.14 | 1.2 | 1.26 | V |
| | Configuration pins (3.0 V) power supply | | 2.85 | 3.0 | 3.15 | V |
| V _{CCPGM} | Configuration pins (2.5 V) power supply | _ | 2.375 | 2.5 | 2.625 | V |
| | Configuration pins (1.8 V) power supply | - | 1.71 | 1.8 | 1.89 | V |
| V _{CCA_FPLL} | PLL analog voltage regulator power supply | | 2.375 | 2.5 | 2.625 | V |
| V _{CCD_FPLL} | PLL digital voltage regulator power supply | - | 1.45 | 1.5 | 1.55 | V |
| V _{CCBAT} (2) | Battery back-up power supply (For design security volatile key register) | _ | 1.2 | _ | 3.0 | V |
| VI | DC input voltage | _ | -0.5 | — | 3.6 | V |
| V ₀ | Output voltage | | 0 | _ | V _{CCIO} | V |
| т | Operating junction temperature | Commercial | 0 | — | 85 | °C |
| IJ | | Industrial | -40 | _ | 100 | °C |

| Symbol | Description | Condition | Min ⁽⁴⁾ | Тур | Max ⁽⁴⁾ | Unit |
|-------------------|------------------------|--------------|--------------------|-----|--------------------|------|
| t _{RAMP} | Power supply ramp time | Standard POR | 200 µs | _ | 100 ms | — |
| | Fower supply ramp time | Fast POR | 200 µs | | 4 ms | |

Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

Notes to Table 6:

(1) V_{CCPD} must be 2.5 V when V_{CCI0} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCI0} is 3.0 V.

(2) If you do not use the design security feature in Stratix V devices, connect V_{CCBAT} to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V_{CCBAT}. Stratix V devices will not exit POR if V_{CCBAT} stays at logic low.

(3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.

(4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol | Description | Devices | Minimum ⁽⁴⁾ | Typical | Maximum ⁽⁴⁾ | Unit |
|-----------------------|-----------------------------------------------------------------------------------------------------|------------|------------------------|---------|------------------------|------|
| V _{CCA GXBL} | Transceiver channel PLL power supply (left | | 2.85 | 3.0 | 3.15 | V |
| (1), (3) | side) | un, us, ui | 2.375 | 2.5 | 2.625 | v |
| V _{CCA_GXBR} | Transceiver channel PLL power supply (right | CV CS | 2.85 | 3.0 | 3.15 | V |
| (1), (3) | side) | ux, us | 2.375 | 2.5 | 2.625 | v |
| V _{CCA_GTBR} | Transceiver channel PLL power supply (right side) | GT | 2.85 | 3.0 | 3.15 | V |
| | Transceiver hard IP power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHIP_L} | Transceiver hard IP power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver hard IP power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHIP_R} | Transceiver hard IP power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver PCS power supply (left side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHSSI_L} | Transceiver PCS power supply (left side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | Transceiver PCS power supply (right side; C1, C2, I2, and I3YY speed grades) | GX, GS, GT | 0.87 | 0.9 | 0.93 | V |
| V _{CCHSSI_R} | Transceiver PCS power supply (right side; C2L, C3, C4, I2L, I3, I3L, and I4 speed grades) | GX, GS, GT | 0.82 | 0.85 | 0.88 | V |
| | | | 0.82 | 0.85 | 0.88 | |
| V _{CCR_GXBL} | Receiver analog nower supply (left side) | | 0.87 | 0.90 | 0.93 | - V |
| (2) _ | Therefore analog power supply (left Slue) | GX, GS, GT | 0.97 | 1.0 | 1.03 | |
| | | | 1.03 | 1.05 | 1.07 | |

| | | | | Calibratio | n Accuracy | | |
|----------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|------------|------------|----------------|------------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3,I3, I3YY | C4,14 | Unit |
| 50-Ω R _S | Internal series termination with calibration (50- Ω setting) | V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 34- Ω and 40- Ω R _S | Internal series termination with calibration (34- Ω and 40- Ω setting) | V _{CCI0} = 1.5, 1.35, 1.25, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 48-Ω, 60-Ω, 80-Ω, and 240-Ω R _S | Internal series termination with calibration (48- Ω , 60- Ω , 80- Ω , and 240- Ω setting) | V _{CCI0} = 1.2 V | ±15 | ±15 | ±15 | ±15 | % |
| 50-Ω R _T | Internal parallel termination with calibration (50-Ω setting) | V _{CCI0} = 2.5, 1.8, 1.5, 1.2 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 20-Ω, 30-Ω, 40-Ω,60-Ω, and 120-Ω R _T | Internal parallel termination with calibration ($20 - \Omega$, $30 - \Omega$, $40 - \Omega$, $60 - \Omega$, and $120 - \Omega$ setting) | V _{CCI0} = 1.5, 1.35, 1.25 V | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 60- Ω and 120- Ω R _T | Internal parallel termination with calibration (60-Ω and 120-Ω setting) | V _{CCI0} = 1.2 | -10 to +40 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| $25-\Omega \\ R_{S_left_shift}$ | Internal left shift series termination with calibration ($25-\Omega$ R _{S_left_shift} setting) | V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15 | ±15 | ±15 | ±15 | % |

| Table II. OUI Valiblation Accuracy specifications for Stratix V Devices' / (I all 2 of | Table 11. | OCT Calibration A | ccuracy Specificati | ons for Stratix V D | Devices ⁽¹⁾ (| Part 2 of |
|----------------------------------------------------------------------------------------|-----------|--------------------------|---------------------|---------------------|--------------------------|-----------|
|----------------------------------------------------------------------------------------|-----------|--------------------------|---------------------|---------------------|--------------------------|-----------|

Note to Table 11:

(1) OCT calibration accuracy is valid at the time of calibration only.

Table 12 lists the Stratix V OCT without calibration resistance to PVT changes.

| Table 12. | OCT Without Calibration | Resistance 1 | Tolerance | Specifications | for Stratix | V Devices | (Part 1 | of 2) |
|-----------|-------------------------|---------------------|------------------|-----------------------|-------------|-----------|---------|-------|
|-----------|-------------------------|---------------------|------------------|-----------------------|-------------|-----------|---------|-------|

| | | | Resistance Tolerance | | | | | | |
|-----------------------------|----------------------------------------------------------------------|-----------------------------------|----------------------|-------|-----------------|--------|------|--|--|
| Symbol | Description | Conditions | C1 | C2,I2 | C3, I3, I3YY | C4, I4 | Unit | | |
| 25-Ω R, 50-Ω R _S | Internal series termination without calibration (25-Ω setting) | $V_{CCIO} = 3.0$ and 2.5 V | ±30 | ±30 | ±40 | ±40 | % | | |
| 25-Ω R _S | Internal series termination without calibration (25-Ω setting) | V _{CCI0} = 1.8 and 1.5 V | ±30 | ±30 | ±40 | ±40 | % | | |
| 25-Ω R _S | Internal series termination without calibration (25-Ω setting) | V _{CCI0} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % | | |

| I/O | | V _{ccio} (V) | | V _{DIF(} | _{DC)} (V) | V _{X(AC)} (V) | | | | V _{CM(DC)} (V |) | V _{DIF(AC)} (V) | |
|------------------------|------|-----------------------|------|-------------------|----------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|--------------------------|-----------------------------|
| Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCI0} + 0.3 | _ | 0.5* V _{CCI0} | _ | 0.4* V _{CCIO} | 0.5* V _{CCIO} | 0.6* V _{CCI0} | 0.3 | V _{CCI0} + 0.48 |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | 0.5*V _{CCI0} - 0.12 | 0.5* V _{CCI0} | 0.5*V _{CCI0} + 0.12 | 0.4* V _{CCIO} | 0.5* V _{CCIO} | 0.6* V _{CCIO} | 0.44 | 0.44 |

Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O | Vc | _{cio} (V) | (10) | V _{ID} (mV) ⁽⁸⁾ | | | V _{ICM(DC)} (V) | | | V _{od} (V) ⁽⁶⁾ | | | V _{OCM} (V) ⁽⁶⁾ | | |
|---------------------------------------|-------|--------------------|-----------------------|-------------------------------------|---------------------------------|----------------------|--------------------------|--------------------------------|-----------------------|------------------------------------|-------------------|-------------------|-------------------------------------|----------------|-------|
| Standard | Min | Тур | Max | Min | Condition | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Max |
| PCML | Trar | nsmitte | er, receiv transmi | ver, and itter, rec | input referer ceiver, and re | nce cloo eference | ck pins e clock | of the high-s I/O pin speci | peed tra fications | nsceiver , refer to | rs use o Table | the PC e 23 on | ML I/O s page 18 | standard 3. | . For |
| 2.5 V | 2 375 | 25 | 2 625 | 100 | V _{CM} = | _ | 0.05 | D _{MAX} ≤ 700 Mbps | 1.8 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| LVDS ⁽¹⁾ | 2.575 | 2.0 | 2.025 | 100 | 1.25 V | _ | 1.05 | D _{MAX} > 700 Mbps | 1.55 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| BLVDS (5) | 2.375 | 2.5 | 2.625 | 100 | _ | _ | _ | _ | _ | _ | _ | — | _ | — | |
| RSDS (HIO) ⁽²⁾ | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = 1.25 V | _ | 0.3 | _ | 1.4 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| Mini- LVDS (HIO) ⁽³⁾ | 2.375 | 2.5 | 2.625 | 200 | _ | 600 | 0.4 | _ | 1.325 | 0.25 | _ | 0.6 | 1 | 1.2 | 1.4 |
| LVPECL (4 | _ | _ | _ | 300 | _ | | 0.6 | D _{MAX} ≤ 700 Mbps | 1.8 | _ | _ | _ | _ | _ | _ |
|), (9) | | | | 300 | | | 1 | D _{MAX} > 700 Mbps | 1.6 | | | | | | |

Notes to Table 22:

(1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

(2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

(3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed V_{ICM} , V_{OD} , and V_{OCM} specifications for BLVDS. They depend on the system topology.
- (6) RL range: $90 \le RL \le 110 \Omega$.
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus[®] II PowerPlay Power Analyzer feature.

- You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.
- ***** For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

| Symbol/ | Conditions | Tra | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | Unit | | |
|--------------------------------------------------------------------|--------------------------------------------------------|-----------------------------------------------------------------------------------------------------|------------------|--------------|------|------------------|--------------|------|------------------|--------------------|-------------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Spread-spectrum downspread | PCIe | _ | 0 to 0.5 | _ | _ | 0 to 0.5 | _ | _ | 0 to 0.5 | _ | % |
| On-chip termination resistors ⁽²¹⁾ | _ | _ | 100 | | _ | 100 | | _ | 100 | | Ω |
| Absolute V _{MAX} ⁽⁵⁾ | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | | 1.2 | | _ | 1.2 | | | 1.2 | |
| Absolute V _{MIN} | — | -0.4 | - | _ | -0.4 | _ | | -0.4 | — | | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC | Dedicated reference clock pin | licated erence 1050/1000/900/850 ⁽²⁾ 1050/1000/900/850 ⁽²⁾ 1050/ ck pin | | 1000/9 | mV | | | | | | |
| coupled) (9 | RX reference clock pin | 1 | .0/0.9/0 | .85 (4) | 1. | .0/0.9/0 | .85 (4) | 1. | .0/0.9/0 | .85 ⁽⁴⁾ | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | | 550 | 250 | _ | 550 | 250 | _ | 550 | mV |
| | 100 Hz | — | — | -70 | — | — | -70 | — | — | -70 | dBc/Hz |
| Transmitter | 1 kHz | — | — | -90 | — | — | -90 | — | — | -90 | dBc/Hz |
| REFCLK Phase | 10 kHz | — | — | -100 | — | — | -100 | — | — | -100 | dBc/Hz |
| (622 MHz) ⁽²⁰⁾ | 100 kHz | — | — | -110 | — | — | -110 | — | — | -110 | dBc/Hz |
| | ≥1 MHz | — | — | -120 | | — | -120 | — | — | -120 | dBc/Hz |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁷⁾ | 10 kHz to 1.5 MHz (PCIe) | _ | _ | 3 | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| R _{REF} (19) | _ | _ | 1800 ±1% | _ | _ | 1800 ±1% | _ | _ | 180 0 ±1% | _ | Ω |
| Transceiver Clock | s | | | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | | 100 or 125 | | | 100 or 125 | | _ | 100 or 125 | | MHz |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 2 of 7)

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trar | Unit | | |
|-----------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|------|------------------|--------------|----------|------------------|--------------|---------|---------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Reconfiguration clock (mgmt_clk_clk) frequency | _ | 100 | | 125 | 100 | | 125 | 100 | _ | 125 | MHz |
| Receiver | | | | | | | | | | | |
| Supported I/O Standards | _ | | | 1.4-V PCMI | L, 1.5-V | PCML, | 2.5-V PCM | L, LVPE | CL, and | d LVDS | |
| Data rate (Standard PCS) (9), (23) | _ | 600 | _ | 12200 | 600 | _ | 12200 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Data rate (10G PCS) ^{(9),} ⁽²³⁾ | _ | 600 | _ | 14100 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Absolute V _{MAX} for a receiver pin ⁽⁵⁾ | _ | _ | _ | 1.2 | _ | _ | 1.2 | _ | _ | 1.2 | V |
| Absolute V _{MIN} for a receiver pin | _ | -0.4 | _ | _ | -0.4 | _ | _ | -0.4 | _ | _ | V |
| Maximum peak- to-peak differential input voltage V _{ID} (diff p- p) before device configuration ⁽²²⁾ | _ | _ | _ | 1.6 | _ | _ | 1.6 | _ | | 1.6 | V |
| Maximum peak- to-peak | V _{CCR_GXB} = 1.0 V/1.05 V (V _{ICM} = 0.70 V) | _ | _ | 2.0 | _ | _ | 2.0 | _ | _ | 2.0 | V |
| voltage V_{ID} (diff p- p) after device configuration ⁽¹⁸⁾ . | V _{CCR_GXB} = 0.90 V (V _{ICM} = 0.6 V) | | | 2.4 | | | 2.4 | | | 2.4 | V |
| (22) | $V_{CCR_GXB} = 0.85 V$ (V _{ICM} = 0.6 V) | | | 2.4 | | | 2.4 | | _ | 2.4 | V |
| Minimum differential eye opening at receiver serial input pins ^{(6), (22),} (27) | _ | 85 | | | 85 | | | 85 | _ | _ | mV |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 3 of 7)

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | nsceive Grade | r Speed 3 | Unit |
|-----------------------------------------------------------------------|------------------------------------------------------------|------|------------------|--------------|------|------------------|--------------|------|------------------|--------------------------|------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | DC Gain Setting = 0 | | 0 | _ | _ | 0 | _ | _ | 0 | — | dB |
| | DC Gain Setting = 1 | _ | 2 | | _ | 2 | _ | _ | 2 | _ | dB |
| Programmable DC gain | DC Gain Setting = 2 | _ | 4 | _ | _ | 4 | _ | _ | 4 | _ | dB |
| | DC Gain Setting = 3 | _ | 6 | _ | _ | 6 | _ | _ | 6 | _ | dB |
| | DC Gain Setting = 4 | | 8 | | | 8 | _ | | 8 | _ | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | _ | | | | - | 1.4-V ar | nd 1.5-V PC | ML | | | |
| Data rate (Standard PCS) | _ | 600 | _ | 12200 | 600 | _ | 12200 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| Data rate (10G PCS) | _ | 600 | _ | 14100 | 600 | _ | 12500 | 600 | _ | 8500/ 10312.5 (24) | Mbps |
| | 85-Ω setting | _ | 85 ± 20% | _ | _ | 85 ± 20% | _ | _ | 85 ± 20% | — | Ω |
| Differential on- | 100-Ω setting | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | _ | 100 ± 20% | _ | Ω |
| chip termination resistors | 120-Ω setting | | 120 ± 20% | _ | | 120 ± 20% | _ | | 120 ± 20% | _ | Ω |
| | 150-Ω setting | _ | 150 ± 20% | | | 150 ± 20% | _ | | 150 ± 20% | _ | Ω |
| V _{OCM} (AC coupled) | 0.65-V setting | _ | 650 | | _ | 650 | _ | _ | 650 | — | mV |
| V _{OCM} (DC coupled) | _ | _ | 650 | _ | _ | 650 | | _ | 650 | _ | mV |
| Rise time ⁽⁷⁾ | 20% to 80% | 30 | — | 160 | 30 | — | 160 | 30 | — | 160 | ps |
| Fall time ⁽⁷⁾ | 80% to 20% | 30 | | 160 | 30 | | 160 | 30 | — | 160 | ps |
| Intra-differential pair skew | Tx V _{CM} = 0.5 V and slew rate of 15 ps | _ | _ | 15 | | | 15 | | _ | 15 | ps |
| Intra-transceiver block transmitter channel-to- channel skew | x6 PMA bonded mode | _ | _ | 120 | _ | _ | 120 | _ | | 120 | ps |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 5 of 7)

| Symbol/ | Conditions | s | Transceive peed Grade | r 2 | S | Transceive peed Grade | r 3 | Unit |
|----------------------------------------------------------------|--------------------------------------------------------|-----------|--------------------------|--------------|--------------------------|--------------------------|--------------|------------|
| Description | | Min | Тур | Max | Min | Тур | Max | |
| Reference Clock | | | | | | | | 1 |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCN | IL, 1.4-V PC | ML, 1.5-V P(| CML, 2.5-V I and HCSL | PCML, Diffe | rential LVPE | ECL, LVDS, |
| otanuarus | RX reference clock pin | | 1.4-V PCML | ., 1.5-V PCM | IL, 2.5-V PC | ML, LVPEC | L, and LVDS | 6 |
| Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾ | | 40 | _ | 710 | 40 | _ | 710 | MHz |
| Input Reference Clock Frequency (ATX PLL) ⁽⁶⁾ | _ | 100 | _ | 710 | 100 | _ | 710 | MHz |
| Rise time | 20% to 80% | _ | | 400 | _ | _ | 400 | |
| Fall time | 80% to 20% | | | 400 | — | _ | 400 | ps |
| Duty cycle | — | 45 | _ | 55 | 45 | _ | 55 | % |
| Spread-spectrum modulating clock frequency | PCI Express (PCIe) | 30 | _ | 33 | 30 | _ | 33 | kHz |
| Spread-spectrum downspread | PCle | _ | 0 to -0.5 | _ | _ | 0 to -0.5 | _ | % |
| On-chip termination resistors ⁽¹⁹⁾ | _ | _ | 100 | _ | _ | 100 | _ | Ω |
| Absolute V _{MAX} ⁽³⁾ | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | _ | 1.2 | |
| Absolute V _{MIN} | — | -0.4 | | — | -0.4 | — | | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | | 1050/1000 ^{(,} | 2) | 1 | 050/1000 (| 2) | mV |
| | RX reference clock pin | 1 | .0/0.9/0.85 (| 22) | 1. | 0/0.9/0.85 (| (22) | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | | 550 | mV |

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 1 of 5)⁽¹⁾

Figure 4 shows the differential transmitter output waveform.





Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

Figure 6 shows the Stratix V DC gain curves for GT channels.

Figure 6. DC Gain Curves for GT Channels

Transceiver Characterization

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

| | | Performance | | |
|------------------------------|-----------------------------|--------------------------|--------|------|
| Symbol | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 | Unit |
| Global and Regional Clock | 717 | 650 | 580 | MHz |
| Periphery Clock | 550 | 500 | 500 | MHz |

Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

PLL Specifications

Table 31 lists the Stratix V PLL specifications when operating in both the commercial junction temperature range (0° to 85° C) and the industrial junction temperature range (-40° to 100° C).

Table 31. PLL Specifications for Stratix V Devices (Part 1 of 3)

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------------|----------------------------------------------------------------------------------------------------------|-----|-----|--------------------|------|
| | Input clock frequency (C1, C2, C2L, I2, and I2L speed grades) | 5 | | 800 (1) | MHz |
| f _{IN} | Input clock frequency (C3, I3, I3L, and I3YY speed grades) | 5 | | 800 (1) | MHz |
| | Input clock frequency (C4, I4 speed grades) | 5 | — | 650 ⁽¹⁾ | MHz |
| f _{INPFD} | Input frequency to the PFD | 5 | — | 325 | MHz |
| f _{FINPFD} | Fractional Input clock frequency to the PFD | 50 | — | 160 | MHz |
| | PLL VCO operating range (C1, C2, C2L, I2, I2L speed grades) | 600 | _ | 1600 | MHz |
| f _{VCO} (9) | PLL VCO operating range (C3, I3, I3L, I3YY speed grades) | 600 | | 1600 | MHz |
| | PLL VCO operating range (C4, I4 speed grades) | 600 | — | 1300 | MHz |
| t _{einduty} | Input clock or external feedback clock input duty cycle | 40 | — | 60 | % |
| | Output frequency for an internal global or regional clock (C1, C2, C2L, I2, I2L speed grades) | _ | _ | 717 ⁽²⁾ | MHz |
| f _{OUT} | Output frequency for an internal global or regional clock (C3, I3, I3L speed grades) | | | 650 ⁽²⁾ | MHz |
| | Output frequency for an internal global or regional clock (C4, I4 speed grades) | | | 580 ⁽²⁾ | MHz |
| | Output frequency for an external clock output (C1, C2, C2L, I2, I2L speed grades) | | | 800 ⁽²⁾ | MHz |
| f _{OUT_EXT} | Output frequency for an external clock output (C3, I3, I3L speed grades) | | | 667 ⁽²⁾ | MHz |
| | Output frequency for an external clock output (C4, I4 speed grades) | | | 553 ⁽²⁾ | MHz |
| t _{outduty} | Duty cycle for a dedicated external clock output (when set to 50%) | 45 | 50 | 55 | % |
| t _{FCOMP} | External feedback clock compensation time | _ | | 10 | ns |
| f _{dyconfigclk} | Dynamic Configuration Clock used for mgmt_clk and scanclk | | _ | 100 | MHz |
| t _{LOCK} | Time required to lock from the end-of-device configuration or deassertion of areset | | | 1 | ms |
| t _{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | | | 1 | ms |
| | PLL closed-loop low bandwidth | — | 0.3 | — | MHz |
| f _{CLBW} | PLL closed-loop medium bandwidth | — | 1.5 | — | MHz |
| | PLL closed-loop high bandwidth (7) | — | 4 | - | MHz |
| t _{PLL_PSERR} | Accuracy of PLL phase shift | — | — | ±50 | ps |
| t _{ARESET} | Minimum pulse width on the areset signal | 10 | — | _ | ns |

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| Sumbol | Conditions | | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, 13 1 | ., I3YY | | C4,I | 4 | 11 |
|--------------------------------------------------------------------------------------------------------|--------------------------------------------|-----|-----|-----|-----|--------|--------|-----|-----------------|------------|-----|------|------------|------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | UNIT |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | _ | 800 | 5 | | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards ⁽³⁾ | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | | 800 | 5 | | 800 | 5 | | 625 | 5 | | 525 | MHz |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 $^{(4)}$ | 5 | _ | 520 | 5 | | 520 | 5 | _ | 420 | 5 | _ | 420 | MHz |
| f _{HSCLK_OUT} (output clock frequency) | _ | 5 | _ | 800 | 5 | _ | 800 | 5 | _ | 625 (5) | 5 | _ | 525 (5) | MHz |

| Symbol | Conditiono | | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, 131 | ., I 3 YY | | C4,14 | 4 | Unit |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|------|-----|--------|--------|-----|---------|------------------|-----|-------|------|-------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | UIIIL |
| Transmitter | | | | | | | | | | | | | | |
| | SERDES factor J = 3 to 10 ⁽⁹⁾ , ⁽¹¹⁾ , ⁽¹²⁾ , ⁽¹³⁾ , ⁽¹⁴⁾ , ⁽¹⁵⁾ , ⁽¹⁶⁾ | (6) | _ | 1600 | (6) | _ | 1434 | (6) | _ | 1250 | (6) | _ | 1050 | Mbps |
| True Differential I/O Standards | SERDES factor J ≥ 4 LVDS TX with DPA (12), (14), (15), (16) | (6) | | 1600 | (6) | | 1600 | (6) | | 1600 | (6) | _ | 1250 | Mbps |
| - f _{HSDR} (data rate) | SERDES factor J = 2, uses DDR Registers | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | | (7) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | (6) | _ | (7) | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) ⁽¹⁰⁾ | SERDES factor J = 4 to 10 $(^{17})$ | (6) | | 1100 | (6) | | 1100 | (6) | | 840 | (6) | | 840 | Mbps |
| t _{x Jitter} - True Differential | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | | _ | 160 | | _ | 160 | | _ | 160 | | | 160 | ps |
| I/O Standards | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.1 | | | 0.1 | | | 0.1 | | _ | 0.1 | UI |
| t _{x Jitter} - Emulated Differential I/O Standards | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 300 | _ | | 300 | _ | _ | 300 | _ | | 325 | ps |
| with Three External Output Resistor Network | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.25 | UI |

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

| Jitter Free | quency (Hz) | Sinusoidal Jitter (UI) |
|-------------|-------------|------------------------|
| F1 | 10,000 | 25.000 |
| F2 | 17,565 | 25.000 |
| F3 | 1,493,000 | 0.350 |
| F4 | 50,000,000 | 0.350 |

| iadie 38. lvus sott-luk/upa sinusoidai jitter mask vaiues tor a uata kate > 1.2 | 25 G | .2 | 1. | 1 | > | > | | Ì | e | F | Ł | đ | a | 2 | 1 | R | P | | | | | | | Ľ | I. | | I. | Ì | 1 | 3 | a | 3 | a | 2 | 2 | 2 | ŀ | t | t | t | ſ | ľ | 3 | 2 | 2 | 2 | 2 | 2 | 1 |) | D | | I | | Ľ | 1 | 2 | 2 | ź | â | i | | ۴ | ۴ | r | r | | I | I | Ì | 1 | Π | ٥ | ٢ | i | F | f | f | 1 | 1 | | 5 | S | S | S | 2 | 2 | e | E | I | U | h | I | ١ | a | ŀ | I | V | ۱ | | | ľ | ٢ | k | k | s | S | S | 1 | a | 2 | 2 | | И | V | N | | | • | ۴ | r | r | 1 | 1 | 1 | 2 | 2 | 2 | 2 | e | e | e | E | t | t | i | ŀ | t | ľ | i | i | f | f | ŀ | ŀ | li |
|---------------------------------------------------------------------------------|------|----|----|---|---|---|--|---|---|---|---|---|---|---|---|---|---|--|--|--|--|--|--|---|----|--|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|---|--|---|---|---|---|---|---|---|--|---|---|---|---|--|---|---|---|---|---|---|---|---|---|---|---|---|---|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|--|---|---|---|---|---|---|---|---|---|---|---|--|---|---|---|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|----|
|---------------------------------------------------------------------------------|------|----|----|---|---|---|--|---|---|---|---|---|---|---|---|---|---|--|--|--|--|--|--|---|----|--|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|---|--|---|---|---|---|---|---|---|--|---|---|---|---|--|---|---|---|---|---|---|---|---|---|---|---|---|---|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|--|---|---|---|---|---|---|---|---|---|---|---|--|---|---|---|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|----|

Figure 9 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.





DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 39 lists the DLL range specification for Stratix V devices. The DLL is always in 8-tap mode in Stratix V devices.

Table 39. DLL Range Specifications for Stratix V Devices (1)

| C1 | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,I4 | Unit |
|---------|------------------|-------------------|---------|------|
| 300-933 | 300-933 | 300-890 | 300-890 | MHz |

Note to Table 39:

(1) Stratix V devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 40 lists the DQS phase offset delay per stage for Stratix V devices.

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices ^{(1), (2)} (Part 1 of 2)

| Speed Grade | Min | Max | Unit |
|------------------|-----|-----|------|
| C1 | 8 | 14 | ps |
| C2, C2L, I2, I2L | 8 | 14 | ps |
| C3,I3, I3L, I3YY | 8 | 15 | ps |

| Speed Grade | Min | Max | Unit |
|-------------|-----|-----|------|
| C4,I4 | 8 | 16 | ps |

Table 40. DQS Phase Offset Delay Per Setting for Stratix V Devices ^{(1), (2)} (Part 2 of 2)

Notes to Table 40:

(1) The typical value equals the average of the minimum and maximum values.

(2) The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -2 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 10 ps) ± 20 ps] = 725 ps ± 20 ps.

Table 41 lists the DQS phase shift error for Stratix V devices.

Table 41. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Stratix V Devices ⁽¹⁾

| Number of DQS Delay Buffers | C1 | C2, C2L, I2, I2L | C3, I3, I3L, I3YY | C4,14 | Unit |
|--------------------------------|-----|------------------|-------------------|-------|------|
| 1 | 28 | 28 | 30 | 32 | ps |
| 2 | 56 | 56 | 60 | 64 | ps |
| 3 | 84 | 84 | 90 | 96 | ps |
| 4 | 112 | 112 | 120 | 128 | ps |

Notes to Table 41:

(1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -2 speed grade is ± 78 ps or ± 39 ps.

Table 42 lists the memory output clock jitter specifications for Stratix V devices.

| Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1 | ^{),} (Part 1 of 2) ^{(2), (3)} |
|-----------------------------------------------------------------------------|-------------------------------------------------|
|-----------------------------------------------------------------------------|-------------------------------------------------|

| Clock | Parameter | Symbol | C1 C2, C2L, I2, | | , 12, 12L | C3, I3, I3L, I3YY | | C4,14 | | Unit | |
|----------|---------------------------------|----------------------|-----------------|-----|-----------|----------------------|-------|-------|-------|------|----|
| NELWURK | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| | Clock period jitter | $t_{JIT(per)}$ | -50 | 50 | -50 | 50 | -55 | 55 | -55 | 55 | ps |
| Regional | Cycle-to-cycle period jitter | $t_{\text{JIT(cc)}}$ | -100 | 100 | -100 | 100 | -110 | 110 | -110 | 110 | ps |
| | Duty cycle jitter | $t_{JIT(duty)}$ | -50 | 50 | -50 | 50 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| | Clock period jitter | $t_{JIT(per)}$ | -75 | 75 | -75 | 75 | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| Global | Cycle-to-cycle period jitter | $t_{\text{JIT(cc)}}$ | -150 | 150 | -150 | 150 | -165 | 165 | -165 | 165 | ps |
| | Duty cycle jitter | $t_{JIT(duty)}$ | -75 | 75 | -75 | 75 | -90 | 90 | -90 | 90 | ps |

FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.





Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA [] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nstatus low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT DONE goes low.

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is more than 1.

| Table 51. | FPP Timing | Parameters fo | r Stratix V | Devices When | the DCLK- | to-DATA[] Rati | o is >1 (| (1) |
|-----------|-------------------|----------------------|-------------|---------------------|-----------|----------------|-----------|-----|
| | | | | | | | • • • • | |

| Symbol | Parameter | Minimum | Maximum | Units |
|------------------------|---------------------------------------------------|------------------------------------------------------------------|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | | μS |
| t _{STATUS} | nSTATUS low pulse width | 268 | 1,506 ⁽²⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} (5) | nCONFIG high to first rising edge on DCLK | 1,506 | | μS |
| t _{ST2CK} (5) | nSTATUS high to first rising edge of DCLK | 2 | | μS |
| t _{DSU} | DATA [] setup time before rising edge on DCLK | 5.5 | | ns |
| t _{DH} | DATA [] hold time after rising edge on DCLK | N-1/f _{DCLK} (5) | | S |
| t _{CH} | DCLK high time | $0.45\times 1/f_{MAX}$ | | S |
| t _{CL} | DCLK low time | $0.45\times 1/f_{MAX}$ | | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | | S |
| f | DCLK frequency (FPP ×8/×16) | — | 125 | MHz |
| IMAX | DCLK frequency (FPP ×32) | — | 100 | MHz |
| t _R | Input rise time | — | 40 | ns |
| t _F | Input fall time | — | 40 | ns |
| t _{CD2UM} | CONF_DONE high to user mode ⁽³⁾ | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the DCLK-to-DATA ratio and f_{DCLK} is the DCLK frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

| Paramotor | Available Min | | Fast | Model | | | | Slow N | lodel | | | |
|-----------|---------------|-----------|------------|------------|-------|-------|-------|--------|-------|-------------|-------|------|
| (1) | Settings | gs Offset | Industrial | Commercial | C1 | C2 | C3 | C4 | 12 | 13, 13YY | 14 | Unit |
| D3 | 8 | 0 | 1.587 | 1.699 | 2.793 | 2.793 | 2.992 | 3.192 | 2.811 | 3.047 | 3.257 | ns |
| D4 | 64 | 0 | 0.464 | 0.492 | 0.838 | 0.838 | 0.924 | 1.011 | 0.843 | 0.920 | 1.006 | ns |
| D5 | 64 | 0 | 0.464 | 0.493 | 0.838 | 0.838 | 0.924 | 1.011 | 0.844 | 0.921 | 1.006 | ns |
| D6 | 32 | 0 | 0.229 | 0.244 | 0.415 | 0.415 | 0.458 | 0.503 | 0.418 | 0.456 | 0.499 | ns |

| Table 58. | IOE Pro | grammable De | ay for | Stratix V | V Devices | (Part 2 of 2 |) |
|-----------|---------|--------------|--------|-----------|-----------|--------------|---|
|-----------|---------|--------------|--------|-----------|-----------|--------------|---|

Notes to Table 58:

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D5, and D6 in the Assignment Name column of Assignment Editor.

(2) Minimum offset does not include the intrinsic delay.

Programmable Output Buffer Delay

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

| Symbol | Typical | Unit | |
|---------|----------------------------|-------------|----|
| | | 0 (default) | ps |
| Dauman | Rising and/or falling edge | 25 | ps |
| DOUTBUF | delay | 50 | ps |
| | | 75 | ps |

Note to Table 59:

(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

Glossary

Table 60 lists the glossary for this chapter.

Table 60. Glossary (Part 1 of 4)

| Letter | Subject | Definitions |
|--------|----------------------|---------------------------------------------------------------------------------------------------------------|
| Α | | |
| В | — | — |
| С | | |
| D | — | _ |
| E | — | _ |
| | f _{HSCLK} | Left and right PLL input clock frequency. |
| F | f _{HSDR} | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA. |
| | f _{hsdrdpa} | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA. |