



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 234720   |
| Number of Logic Elements/Cells | 622000   |
| Total RAM Bits                 | 51200000   |
| Number of I/O                  | 600  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.87V ~ 0.93V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1517-BBGA, FCBGA   |
| Supplier Device Package        | 1517-FBGA (40x40)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxea7n1f40i2n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Electrical Characteristics Page 7

Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 2 of 2)

| Symbol                | Description  | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCR_GXBR</sub> | Receiver analog power supply (right side)                    | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | neceiver analog power supply (right side)                    | ux, us, u1 | 0.97                   | 1.0     | 1.03                   | v    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCR_GTBR</sub> | Receiver analog power supply for GT channels (right side)    | GT         | 1.02                   | 1.05    | 1.08                   | V    |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCT_GXBL</sub> | Transmitter analog newer cupply (left side)                  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | Transmitter analog power supply (left side)                  | un, us, ui | 0.97                   | 1.0     | 1.03                   | V    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCT_GXBR</sub> | Transmitter analog power supply (right side)                 | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   | Transmitter analog power supply (right side)                 | ux, us, u1 | 0.97                   | 1.0     | 1.03                   | v    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCT_GTBR</sub> | Transmitter analog power supply for GT channels (right side) | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCL_GTBR</sub> | Transmitter clock network power supply                       | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCH_GXBL</sub> | Transmitter output buffer power supply (left side)           | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |
| V <sub>CCH_GXBR</sub> | Transmitter output buffer power supply (right side)          | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |

#### Notes to Table 7:

<sup>(1)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

<sup>(2)</sup> Refer to Table 8 to select the correct power supply level for your design.

<sup>(3)</sup> When using ATX PLLs, the supply must be 3.0 V.

<sup>(4)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Electrical Characteristics Page 9

### I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

Table 9. I/O Pin Leakage Current for Stratix V Devices (1)

| Symbol          | Description        | Conditions                                 | Min | Тур | Max | Unit |
|-----------------|--------------------|--|-----|-----|-----|------|
| I               | Input pin          | $V_I = 0 V to V_{CCIOMAX}$                 | -30 | _   | 30  | μΑ   |
| I <sub>OZ</sub> | Tri-stated I/O pin | $V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$ | -30 | _   | 30  | μΑ   |

#### Note to Table 9:

(1) If  $V_0 = V_{CCIO}$  to  $V_{CCIOMax}$ , 100  $\mu A$  of leakage current per I/O is expected.

### **Bus Hold Specifications**

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

|                               |                   |  | V <sub>CCIO</sub> |      |       |      |       |      |       |      |       |      |      |
|-------------------------------|-------------------|--|-------------------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter                     | Symbol            | Conditions                                     | 1.2               | 2 V  | 1.9   | 5 V  | 1.8   | B V  | 2.    | 5 V  | 3.0   | V    | Unit |
|                               |                   |  | Min               | Max  | Min   | Max  | Min   | Max  | Min   | Max  | Min   | Max  |      |
| Low<br>sustaining<br>current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5              | _    | 25.0  | _    | 30.0  | _    | 50.0  | _    | 70.0  | _    | μА   |
| High<br>sustaining<br>current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | -22.5             | _    | -25.0 | _    | -30.0 | _    | -50.0 | —    | -70.0 | _    | μА   |
| Low<br>overdrive<br>current   | I <sub>ODL</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _                 | 120  | _     | 160  | _     | 200  | _     | 300  | _     | 500  | μА   |
| High<br>overdrive<br>current  | I <sub>ODH</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>       | _                 | -120 | _     | -160 | _     | -200 | _     | -300 | _     | -500 | μА   |
| Bus-hold<br>trip point        | V <sub>TRIP</sub> | _  | 0.45              | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

### **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 1 of 2)

|                     |   |  |            | Calibratio | n Accuracy     |       |      |
|---------------------|---|--|------------|------------|----------------|-------|------|
| Symbol              | Description   | Conditions                                       | <b>C</b> 1 | C2,I2      | C3,I3,<br>I3YY | C4,I4 | Unit |
| 25-Ω R <sub>S</sub> | Internal series termination with calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15        | ±15        | ±15            | ±15   | %    |

Page 22 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 5 of 7)

| Symbol/   | Conditions  | Tra | nsceive<br>Grade | r Speed<br>1 | Transceiver Speed<br>Grade 2 |                 |             | Trai | sceive<br>Grade | r Speed<br>e 3           | Unit |
|---|---|-----|------------------|--------------|------------------------------|-----------------|-------------|------|-----------------|--------------------------|------|
| Description   |   | Min | Тур              | Max          | Min                          | Тур             | Max         | Min  | Тур             | Max                      |      |
|   | DC Gain<br>Setting = 0                            |     | 0                | _            | _                            | 0               |             | _    | 0               | _                        | dB   |
|   | DC Gain<br>Setting = 1                            |     | 2                | _            | _                            | 2               |             | _    | 2               | _                        | dB   |
| Programmable<br>DC gain   | DC Gain<br>Setting = 2                            |     | 4                | _            | _                            | 4               | _           | _    | 4               | _                        | dB   |
|   | DC Gain<br>Setting = 3                            | _   | 6                | _            | _                            | 6               | _           | _    | 6               | _                        | dB   |
|   | DC Gain<br>Setting = 4                            | _   | 8                | _            | _                            | 8               | _           | _    | 8               | _                        | dB   |
| Transmitter   |   |     |                  |              |                              |                 |             |      |                 |                          |      |
| Supported I/O<br>Standards  | _   |     |                  |              | -                            | 1.4-V an        | ıd 1.5-V PC | ML   |                 |                          |      |
| Data rate<br>(Standard PCS)   | _   | 600 | _                | 12200        | 600                          | _               | 12200       | 600  | _               | 8500/<br>10312.5<br>(24) | Mbps |
| Data rate<br>(10G PCS)  | _   | 600 | _                | 14100        | 600                          | _               | 12500       | 600  | _               | 8500/<br>10312.5<br>(24) | Mbps |
|   | 85- $\Omega$ setting                              |     | 85 ±<br>20%      | _            | _                            | 85 ± 20%        | _           | _    | 85 ± 20%        | _                        | Ω    |
| Differential on-  | 100-Ω<br>setting                                  |     | 100<br>±<br>20%  | _            | _                            | 100<br>±<br>20% | _           | _    | 100<br>±<br>20% | _                        | Ω    |
| chip termination resistors  | 120-Ω<br>setting                                  | _   | 120<br>±<br>20%  | _            | _                            | 120<br>±<br>20% | _           | _    | 120<br>±<br>20% | _                        | Ω    |
|   | 150-Ω<br>setting                                  |     | 150<br>±<br>20%  | _            | _                            | 150<br>±<br>20% | _           | _    | 150<br>±<br>20% | _                        | Ω    |
| V <sub>OCM</sub> (AC coupled)   | 0.65-V<br>setting                                 | _   | 650              | _            | _                            | 650             | _           | _    | 650             | _                        | mV   |
| V <sub>OCM</sub> (DC<br>coupled)                                      | _   |     | 650              | _            | _                            | 650             | _           | _    | 650             | _                        | mV   |
| Rise time (7)   | 20% to 80%  | 30  | _                | 160          | 30                           | _               | 160         | 30   | _               | 160                      | ps   |
| Fall time <sup>(7)</sup>  | 80% to 20%  | 30  | _                | 160          | 30                           | _               | 160         | 30   |                 | 160                      | ps   |
| Intra-differential<br>pair skew                                       | Tx V <sub>CM</sub> = 0.5 V and slew rate of 15 ps | _   | _                | 15           | _                            | _               | 15          | _    | _               | 15                       | ps   |
| Intra-transceiver<br>block transmitter<br>channel-to-<br>channel skew | x6 PMA<br>bonded mode                             | _   | _                | 120          | _                            | _               | 120         | _    | _               | 120                      | ps   |

Page 24 Switching Characteristics

Table 23. Transceiver Specifications for Stratix V GX and GS Devices (1) (Part 7 of 7)

| Symbol/<br>Description Conditions |   | Transceiver Speed<br>Grade 1 |     | Transceiver Speed<br>Grade 2 |     |     | Transceiver Speed<br>Grade 3 |     |     | Unit |    |
|-----------------------------------|---|------------------------------|-----|------------------------------|-----|-----|------------------------------|-----|-----|------|----|
|                                   |   | Min                          | Тур | Max                          | Min | Тур | Max                          | Min | Тур | Max  |    |
| t <sub>pll_lock</sub> (16)        | _ | _                            | _   | 10                           | _   | _   | 10                           | _   | _   | 10   | μs |

#### Notes to Table 23:

- (1) Speed grades shown in Table 23 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Stratix V Device Overview*.
- (2) The reference clock common mode voltage is equal to the  $V_{CCR\_GXB}$  power supply level.
- (3) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rates up to 6.5 Gbps, you can connect this supply to 0.85 V.
- (4) This supply follows VCCR\_GXB.
- (5) The device cannot tolerate prolonged operation at this absolute maximum.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (8) The input reference clock frequency options depend on the data rate and the device speed grade.
- (9) The line data rate may be limited by PCS-FPGA interface speed grade.
- (10) Refer to Figure 1 for the GX channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (11) t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t<sub>I TD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.
- (13) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (14) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (15)  $t_{pll\ powerdown}$  is the PLL powerdown minimum pulse width.
- (16) t<sub>nll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (17) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (18) The maximum peak to peak differential input voltage V<sub>ID</sub> after device configuration is equal to 4 × (absolute V<sub>MAX</sub> for receiver pin V<sub>ICM</sub>).
- (19) For ES devices,  $R_{REF}$  is 2000  $\Omega$  ±1%.
- (20) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (21) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (22) Refer to Figure 2.
- (23) For oversampling designs to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (24) I3YY devices can achieve data rates up to 10.3125 Gbps.
- (25) When you use fPLL as a TXPLL of the transceiver.
- (26) REFCLK performance requires to meet transmitter REFCLK phase noise specification.
- (27) Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Page 28 Switching Characteristics

Table 27 shows the  $\ensuremath{V_{OD}}$  settings for the GX channel.

Table 27. Typical V $_{\text{OD}}$  Setting for GX Channel, TX Termination = 100  $\Omega$   $^{(2)}$ 

| Symbol                                | V <sub>OD</sub> Setting | V <sub>op</sub> Value<br>(mV) | V <sub>op</sub> Setting | V <sub>op</sub> Value<br>(mV) |
|---------------------------------------|-------------------------|-------------------------------|-------------------------|-------------------------------|
|                                       | 0 (1)                   | 0                             | 32                      | 640                           |
|                                       | 1 (1)                   | 20                            | 33                      | 660                           |
|                                       | 2 (1)                   | 40                            | 34                      | 680                           |
|                                       | 3 (1)                   | 60                            | 35                      | 700                           |
|                                       | 4 (1)                   | 80                            | 36                      | 720                           |
|                                       | 5 <sup>(1)</sup>        | 100                           | 37                      | 740                           |
|                                       | 6                       | 120                           | 38                      | 760                           |
|                                       | 7                       | 140                           | 39                      | 780                           |
|                                       | 8                       | 160                           | 40                      | 800                           |
|                                       | 9                       | 180                           | 41                      | 820                           |
|                                       | 10                      | 200                           | 42                      | 840                           |
|                                       | 11                      | 220                           | 43                      | 860                           |
|                                       | 12                      | 240                           | 44                      | 880                           |
|                                       | 13                      | 260                           | 45                      | 900                           |
|                                       | 14                      | 280                           | 46                      | 920                           |
| <b>V</b> op differential peak to peak | 15                      | 300                           | 47                      | 940                           |
| typical <sup>(3)</sup>                | 16                      | 320                           | 48                      | 960                           |
|                                       | 17                      | 340                           | 49                      | 980                           |
|                                       | 18                      | 360                           | 50                      | 1000                          |
|                                       | 19                      | 380                           | 51                      | 1020                          |
|                                       | 20                      | 400                           | 52                      | 1040                          |
|                                       | 21                      | 420                           | 53                      | 1060                          |
|                                       | 22                      | 440                           | 54                      | 1080                          |
|                                       | 23                      | 460                           | 55                      | 1100                          |
|                                       | 24                      | 480                           | 56                      | 1120                          |
|                                       | 25                      | 500                           | 57                      | 1140                          |
|                                       | 26                      | 520                           | 58                      | 1160                          |
|                                       | 27                      | 540                           | 59                      | 1180                          |
|                                       | 28                      | 560                           | 60                      | 1200                          |
|                                       | 29                      | 580                           | 61                      | 1220                          |
|                                       | 30                      | 600                           | 62                      | 1240                          |
|                                       | 31                      | 620                           | 63                      | 1260                          |

#### Note to Table 27:

- (1) If TX termination resistance =  $100\Omega$ , this VOD setting is illegal.
- (2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.
- (3) Refer to Figure 2.

Page 32 Switching Characteristics

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)  $^{(1)}$ 

| Symbol/   | Conditions                       |     | Transceiver<br>Speed Grade |        |             | Transceive<br>peed Grade |        | Unit  |
|---|----------------------------------|-----|----------------------------|--------|-------------|--------------------------|--------|-------|
| Description   |                                  | Min | Тур                        | Max    | Min         | Тур                      | Max    |       |
| Differential on-chip termination resistors (7)            | GT channels                      | _   | 100                        | _      | _           | 100                      | _      | Ω     |
|   | 85-Ω setting                     | _   | 85 ± 30%                   | _      | _           | 85<br>± 30%              | _      | Ω     |
| Differential on-chip termination resistors                | 100-Ω<br>setting                 | _   | 100<br>± 30%               | _      | _           | 100<br>± 30%             | _      | Ω     |
| for GX channels (19)                                      | 120-Ω<br>setting                 | _   | 120<br>± 30%               | _      | _           | 120<br>± 30%             | _      | Ω     |
|   | 150-Ω<br>setting                 | _   | 150<br>± 30%               | _      | _           | 150<br>± 30%             | _      | Ω     |
| V <sub>ICM</sub> (AC coupled)                             | GT channels                      | _   | 650                        | _      | _           | 650                      | _      | mV    |
|   | VCCR_GXB =<br>0.85 V or<br>0.9 V | _   | 600                        | _      | _           | 600                      | _      | mV    |
| VICM (AC and DC coupled) for GX Channels                  | VCCR_GXB = 1.0 V full bandwidth  | _   | 700                        | _      | _           | 700                      | _      | mV    |
|   | VCCR_GXB = 1.0 V half bandwidth  | _   | 750                        | _      | _           | 750                      | _      | mV    |
| t <sub>LTR</sub> <sup>(9)</sup>                           | _                                | _   | _                          | 10     | _           | _                        | 10     | μs    |
| t <sub>LTD</sub> <sup>(10)</sup>                          | _                                | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTD_manual</sub> (11)                              |                                  | 4   | _                          | _      | 4           | _                        | _      | μs    |
| t <sub>LTR_LTD_manual</sub> (12)                          |                                  | 15  | _                          | _      | 15          | _                        | _      | μs    |
| Run Length  | GT channels                      | _   | _                          | 72     | _           | _                        | 72     | CID   |
| nuii Leiigiii   | GX channels                      |     |                            |        | (8)         |                          |        |       |
| CDR PPM   | GT channels                      | _   | _                          | 1000   | _           | _                        | 1000   | ± PPM |
| ODITITIVI   | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable  | GT channels                      | _   | _                          | 14     | _           | _                        | 14     | dB    |
| equalization<br>(AC Gain) <sup>(5)</sup>                  | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Programmable  | GT channels                      | _   | _                          | 7.5    | _           | _                        | 7.5    | dB    |
| DC gain <sup>(6)</sup>                                    | GX channels                      |     |                            |        | (8)         |                          |        |       |
| Differential on-chip termination resistors <sup>(7)</sup> | GT channels                      |     | 100                        | _      | _           | 100                      | _      | Ω     |
| Transmitter   | · '                              |     | •                          |        |             | •                        | •      |       |
| Supported I/O<br>Standards                                | _                                |     |                            | 1.4-V  | and 1.5-V F | PCML                     |        |       |
| Data rate<br>(Standard PCS)                               | GX channels                      | 600 | _                          | 8500   | 600         | _                        | 8500   | Mbps  |
| Data rate<br>(10G PCS)                                    | GX channels                      | 600 | _                          | 12,500 | 600         |                          | 12,500 | Mbps  |

Switching Characteristics Page 35

Table 29 shows the  $\ensuremath{V_{\text{OD}}}$  settings for the GT channel.

Table 29. Typical  $\text{V}_{\text{0D}}$  Setting for GT Channel, TX Termination = 100  $\Omega$ 

| Symbol  | V <sub>op</sub> Setting | V <sub>op</sub> Value (mV) |
|---|-------------------------|----------------------------|
|   | 0                       | 0                          |
|   | 1                       | 200                        |
| V differential peak to peak tunical (1)                                 | 2                       | 400                        |
| <b>V</b> <sub>OD</sub> differential peak to peak typical <sup>(1)</sup> | 3                       | 600                        |
|   | 4                       | 800                        |
|   | 5                       | 1000                       |

### Note:

(1) Refer to Figure 4.

Page 40 Switching Characteristics

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

| Symbol                                 | Parameter   | Min  | Тур     | Max  | Unit      |
|--|---|------|---------|--|-----------|
| <b>→</b> (3) (4)                       | Input clock cycle-to-cycle jitter (f <sub>REF</sub> ≥ 100 MHz)  | _    | _       | 0.15   | UI (p-p)  |
| t <sub>INCCJ</sub> (3), (4)            | Input clock cycle-to-cycle jitter (f <sub>REF</sub> < 100 MHz)  | -750 |         | +750   | ps (p-p)  |
| + (5)                                  | Period Jitter for dedicated clock output ( $f_{OUT} \ge 100 \text{ MHz}$ )                                | _    | _       | 175 <sup>(1)</sup>                           | ps (p-p)  |
| t <sub>OUTPJ_DC</sub> (5)              | Period Jitter for dedicated clock output (f <sub>OUT</sub> < 100 MHz)                                     | _    | _       | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| + (5)                                  | Period Jitter for dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )              | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTPJ_DC</sub> (5)             | Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)                   | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| + (5)                                  | Cycle-to-Cycle Jitter for a dedicated clock output $(f_{OUT} \ge 100 \text{ MHz})$                        | _    | _       | 175  | ps (p-p)  |
| t <sub>outccj_dc</sub> (5)             | Cycle-to-Cycle Jitter for a dedicated clock output (f <sub>OUT</sub> < 100 MHz)                           | _    | _       | 17.5   | mUI (p-p) |
| <b>+</b> (5)                           | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )    | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTCCJ_DC</sub> <sup>(5)</sup> | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)+        | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| t <sub>OUTPJ_IO</sub> (5),             | Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100$ MHz)                 | _    | _       | 600  | ps (p-p)  |
| (8)                                    | Period Jitter for a clock output on a regular I/O (f <sub>OUT</sub> < 100 MHz)                            | _    | _       | 60   | mUI (p-p) |
| t <sub>FOUTPJ 10</sub> (5),            | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )     | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)                              | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT}$ < 100 MHz)                | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>outccj_10</sub> (5),            | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100$ MHz)         | _    | _       | 600  | ps (p-p)  |
| (8)                                    | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)           | _    | _       | 60 (10)                                      | mUI (p-p) |
| t <sub>FOUTCCJ_IO</sub>                | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100$ MHz)      | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)                              | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{\text{OUT}}$ < 100 MHz) | _    | _       | 60   | mUI (p-p) |
| t <sub>CASC_OUTPJ_DC</sub>             | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )             | _    | _       | 175  | ps (p-p)  |
| (5), (6)                               | Period Jitter for a dedicated clock output in cascaded PLLs (f <sub>OUT</sub> < 100 MHz)                  | _    | _       | 17.5   | mUI (p-p) |
| f <sub>DRIFT</sub>                     | Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$                                    | _    | _       | ±10  | %         |
| dK <sub>BIT</sub>                      | Bit number of Delta Sigma Modulator (DSM)   | 8    | 24      | 32   | Bits      |
| k <sub>VALUE</sub>                     | Numerator of Fraction   | 128  | 8388608 | 2147483648                                   | _         |

Page 42 Switching Characteristics

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

|                       |     | Peformance |           |      |                  |     |     |      |  |  |
|-----------------------|-----|------------|-----------|------|------------------|-----|-----|------|--|--|
| Mode                  | C1  | C2, C2L    | 12, 12L   | C3   | 13, 13L,<br>13YY | C4  | 14  | Unit |  |  |
|                       |     | Modes us   | ing Three | DSPs | •                |     |     |      |  |  |
| One complex 18 x 25   | 425 | 425        | 415       | 340  | 340              | 275 | 265 | MHz  |  |  |
| Modes using Four DSPs |     |            |           |      |                  |     |     |      |  |  |
| One complex 27 x 27   | 465 | 465        | 465       | 380  | 380              | 300 | 290 | MHz  |  |  |

## **Memory Block Specifications**

Table 33 lists the Stratix V memory block specifications.

Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 1 of 2)

|        |                                    | Resources Used |        | Performance |            |     |     |         |                     |     |      |
|--------|------------------------------------|----------------|--------|-------------|------------|-----|-----|---------|---------------------|-----|------|
| Memory | Mode                               | ALUTS          | Memory | C1          | C2,<br>C2L | C3  | C4  | 12, I2L | 13,<br>13L,<br>13YY | 14  | Unit |
| MLAB   | Single port, all supported widths  | 0              | 1      | 450         | 450        | 400 | 315 | 450     | 400                 | 315 | MHz  |
|        | Simple dual-port,<br>x32/x64 depth | 0              | 1      | 450         | 450        | 400 | 315 | 450     | 400                 | 315 | MHz  |
|        | Simple dual-port, x16 depth (3)    | 0              | 1      | 675         | 675        | 533 | 400 | 675     | 533                 | 400 | MHz  |
|        | ROM, all supported widths          | 0              | 1      | 600         | 600        | 500 | 450 | 600     | 500                 | 450 | MHz  |

Switching Characteristics Page 47

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 4 of 4)

| Cumbal                           | Conditions                                       |     | C1  |           | C2, | C2L, I | 2, I2L    | C3, I3, I3L, I3YY |     | ., I3YY   | C4,I4 |     |           | Unit     |
|----------------------------------|--|-----|-----|-----------|-----|--------|-----------|-------------------|-----|-----------|-------|-----|-----------|----------|
| Symbol                           | Conuntions                                       | Min | Тур | Max       | Min | Тур    | Max       | Min               | Тур | Max       | Min   | Тур | Max       | Ullit    |
|                                  | SERDES factor J<br>= 3 to 10                     | (6) | _   | (8)       | (6) |        | (8)       | (6)               |     | (8)       | (6)   | _   | (8)       | Mbps     |
| f <sub>HSDR</sub> (data<br>rate) | SERDES factor J<br>= 2,<br>uses DDR<br>Registers | (6) |     | (7)       | (6) |        | (7)       | (6)               |     | (7)       | (6)   |     | (7)       | Mbps     |
|                                  | SERDES factor J<br>= 1,<br>uses SDR<br>Register  | (6) | _   | (7)       | (6) | _      | (7)       | (6)               | _   | (7)       | (6)   | _   | (7)       | Mbps     |
| DPA Mode                         |  |     |     |           |     |        |           |                   |     |           |       |     |           |          |
| DPA run<br>length                | _  |     | _   | 1000<br>0 |     |        | 1000<br>0 | _                 |     | 1000<br>0 | _     | _   | 1000<br>0 | UI       |
| Soft CDR mode                    | •  |     |     |           |     |        |           |                   |     |           |       |     |           |          |
| Soft-CDR<br>PPM<br>tolerance     | _  | _   | _   | 300       | _   | _      | 300       | _                 | _   | 300       | _     | _   | 300       | ±<br>PPM |
| Non DPA Mode                     | Non DPA Mode                                     |     |     |           |     |        |           |                   |     |           |       |     |           |          |
| Sampling<br>Window               | _  | _   | _   | 300       | _   |        | 300       | _                 |     | 300       | _     | _   | 300       | ps       |

### Notes to Table 36:

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (11) The F<sub>MAX</sub> specification is based on the fast clock used for serial data. The interface F<sub>MAX</sub> is also dependent on the parallel clock domain which is design-dependent and requires timing analysis.
- (12) Stratix V RX LVDS will need DPA. For Stratix V TX LVDS, the receiver side component must have DPA.
- (13) Stratix V LVDS serialization and de-serialization factor needs to be x4 and above.
- (14) Requires package skew compensation with PCB trace length.
- (15) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (16) Chip-to-chip communication only with a maximum load of 5 pF.
- (17) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Switching Characteristics Page 51

Table 42. Memory Output Clock Jitter Specification for Stratix V Devices (1), (Part 2 of 2) (2), (3)

| Clock        | Parameter                    | Symbol                | C1    |      | C2, C2L, I2, I2L |      | C3, I3, I3L,<br>I3YY |     | C4,I4 |     | Unit |
|--------------|------------------------------|-----------------------|-------|------|------------------|------|----------------------|-----|-------|-----|------|
| Network      |                              |                       | Min   | Max  | Min              | Max  | Min                  | Max | Min   | Max |      |
|              | Clock period jitter          | t <sub>JIT(per)</sub> | -25   | 25   | -25              | 25   | -30                  | 30  | -35   | 35  | ps   |
| PHY<br>Clock | Cycle-to-cycle period jitter | t <sub>JIT(cc)</sub>  | -50   | 50   | -50              | 50   | -60                  | 60  | -70   | 70  | ps   |
|              | Duty cycle jitter            | $t_{JIT(duty)}$       | -37.5 | 37.5 | -37.5            | 37.5 | -45                  | 45  | -56   | 56  | ps   |

#### Notes to Table 42:

- (1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.
- (2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

### **OCT Calibration Block Specifications**


Table 43 lists the OCT calibration block specifications for Stratix V devices.

Table 43. OCT Calibration Block Specifications for Stratix V Devices

| Symbol                | Description  | Min | Тур  | Max | Unit   |
|-----------------------|--|-----|------|-----|--------|
| OCTUSRCLK             | Clock required by the OCT calibration blocks   | _   | _    | 20  | MHz    |
| T <sub>OCTCAL</sub>   | Number of OCTUSRCLK clock cycles required for OCT $\ensuremath{R}_{\ensuremath{S}}/\ensuremath{R}_{\ensuremath{T}}$ calibration  |     | 1000 | _   | Cycles |
| T <sub>OCTSHIFT</sub> | Number of OCTUSRCLK clock cycles required for the OCT code to shift out  |     | 32   | _   | Cycles |
| T <sub>RS_RT</sub>    | Time required between the $\mathtt{dyn\_term\_ctrl}$ and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (Figure 10) | _   | 2.5  | _   | ns     |

Figure 10 shows the timing diagram for the oe and dyn term ctrl signals.

Figure 10. Timing Diagram for oe and dyn\_term\_ctrl Signals



Page 52 Configuration Specification

### **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C   | 1   | C2, C2 | L, I2, I2L |     | 3, I3L,<br>3YY | C4  | 1,14 | Unit |
|-------------------|-----|-----|--------|------------|-----|----------------|-----|------|------|
| -                 | Min | Max | Min    | Max        | Min | Max            | Min | Max  |      |
| Output Duty Cycle | 45  | 55  | 45     | 55         | 45  | 55             | 45  | 55   | %    |

#### Note to Table 44:

## **Configuration Specification**

## **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

### Note to Table 45:

## **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description              | Min | Max | Unit |
|-------------------------|--------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period (2)     | 30  | _   | ns   |
| t <sub>JCP</sub>        | TCK clock period (2)     | 167 | _   | ns   |
| t <sub>JCH</sub>        | TCK clock high time (2)  | 14  | _   | ns   |
| t <sub>JCL</sub>        | TCK clock low time (2)   | 14  | _   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time | 2   | _   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time | 3   | _   | ns   |

<sup>(1)</sup> The DCD numbers do not cover the core clock network.

<sup>(1)</sup> You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

Configuration Specification Page 53

| Table 46. | JTAG Timino | Parameters ar | nd Values | for Stratix V Devices |
|-----------|-------------|---------------|-----------|-----------------------|
|-----------|-------------|---------------|-----------|-----------------------|

| Symbol            | Description                              | Min | Max               | Unit |
|-------------------|--|-----|-------------------|------|
| t <sub>JPH</sub>  | JTAG port hold time                      | 5   | _                 | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                | _   | 11 <sup>(1)</sup> | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output | _   | 14 <sup>(1)</sup> | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance | _   | 14 <sup>(1)</sup> | ns   |

#### Notes to Table 46:

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 12 ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
- (2) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

## **Raw Binary File Size**

For the POR delay specification, refer to the "POR Delay Specification" section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices".

Table 47 lists the uncompressed raw binary file (.rbf) sizes for Stratix V devices.

Table 47. Uncompressed .rbf Sizes for Stratix V Devices

| Family       | Device | Package                      | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) (4), (5) |
|--------------|--------|------------------------------|--------------------------------|---------------------------------|
|              | ECCVAO | H35, F40, F35 <sup>(2)</sup> | 213,798,880                    | 562,392                         |
|              | 5SGXA3 | H29, F35 <sup>(3)</sup>      | 137,598,880                    | 564,504                         |
|              | 5SGXA4 | _                            | 213,798,880                    | 563,672                         |
|              | 5SGXA5 | _                            | 269,979,008                    | 562,392                         |
|              | 5SGXA7 | _                            | 269,979,008                    | 562,392                         |
| Stratix V GX | 5SGXA9 | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXAB | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXB5 | _                            | 270,528,640                    | 584,344                         |
|              | 5SGXB6 | _                            | 270,528,640                    | 584,344                         |
|              | 5SGXB9 | _                            | 342,742,976                    | 700,888                         |
|              | 5SGXBB | _                            | 342,742,976                    | 700,888                         |
| Chrotin V CT | 5SGTC5 | _                            | 269,979,008                    | 562,392                         |
| Stratix V GT | 5SGTC7 | _                            | 269,979,008                    | 562,392                         |
|              | 5SGSD3 | _                            | 137,598,880                    | 564,504                         |
|              | FCCCD4 | F1517                        | 213,798,880                    | 563,672                         |
| Ctrativ V CC | 5SGSD4 | _                            | 137,598,880                    | 564,504                         |
| Stratix V GS | 5SGSD5 | _                            | 213,798,880                    | 563,672                         |
|              | 5SGSD6 | _                            | 293,441,888                    | 565,528                         |
|              | 5SGSD8 | _                            | 293,441,888                    | 565,528                         |

Page 56 Configuration Specification

Table 49. DCLK-to-DATA[] Ratio (1) (Part 2 of 2)

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |  |  |
|-------------------------|---------------|-----------------|-------------------------|--|--|
|                         | Disabled      | Disabled        | 1                       |  |  |
| FPP ×32                 | Disabled      | Enabled         | 4                       |  |  |
| FPP ×32                 | Enabled       | Disabled        | 8                       |  |  |
|                         | Enabled       | Enabled         | 8                       |  |  |

#### Note to Table 49:


(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio -1) clock cycles after the last data is latched into the Stratix V device.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

Figure 11. Single Device FPP Configuration Using an External Host



### Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device. V<sub>CCPGM</sub> must be high enough to meet the V<sub>IH</sub> specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with V<sub>CCPGM</sub>.
- (2) You can leave the nceo pin unconnected or use it as a user I/O pin when it does not feed another device's nce pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP  $\times 8$ , use DATA [7..0]. If you use FPP  $\times 16$ , use DATA [15..0].

Configuration Specification Page 59




Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

### Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nconfig, nstatus, and conf\_done are at logic high levels. When nconfig is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 60 Configuration Specification

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA [] ratio is more than 1.

Table 51. FPP Timing Parameters for Stratix V Devices When the DCLK-to-DATA[] Ratio is >1  $^{(1)}$ 

| Symbol                 | Parameter   | Minimum  | Maximum              | Units |
|------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>     | nconfig low to conf_done low                      | _  | 600                  | ns    |
| t <sub>CF2ST0</sub>    | nconfig low to nstatus low                        | _  | 600                  | ns    |
| t <sub>CFG</sub>       | nCONFIG low pulse width                           | 2  | _                    | μS    |
| t <sub>STATUS</sub>    | nstatus low pulse width                           | 268  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2ST1</sub>    | nconfig high to nstatus high                      | _  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> (5) | nconfig high to first rising edge on DCLK         | 1,506  | _                    | μS    |
| t <sub>ST2CK</sub> (5) | nstatus high to first rising edge of DCLK         | 2  | _                    | μS    |
| t <sub>DSU</sub>       | DATA[] setup time before rising edge on DCLK      | 5.5  | _                    | ns    |
| t <sub>DH</sub>        | DATA[] hold time after rising edge on DCLK        | N-1/f <sub>DCLK</sub> <sup>(5)</sup>                             | _                    | S     |
| t <sub>CH</sub>        | DCLK high time                                    | $0.45 \times 1/f_{MAX}$  | _                    | S     |
| t <sub>CL</sub>        | DCLK low time                                     | $0.45 \times 1/f_{MAX}$  | _                    | S     |
| t <sub>CLK</sub>       | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |
| f                      | DCLK frequency (FPP ×8/×16)                       | _  | 125                  | MHz   |
| f <sub>MAX</sub>       | DCLK frequency (FPP ×32)                          | _  | 100                  | MHz   |
| t <sub>R</sub>         | Input rise time                                   | _  | 40                   | ns    |
| t <sub>F</sub>         | Input fall time                                   | _  | 40                   | ns    |
| t <sub>CD2UM</sub>     | CONF_DONE high to user mode (3)                   | 175  | 437                  | μS    |
| t <sub>CD2CU</sub>     | CONF_DONE high to CLKUSR enabled                  | 4 × maximum  DCLK period   | _                    | _     |
| t <sub>CD2UMC</sub>    | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> +<br>(8576 × CLKUSR<br>period) <sup>(4)</sup> | _                    | _     |

#### Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nconfig or nstatus low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the DCLK-to-DATA ratio and  $f_{DCLK}$  is the DCLK frequency the system is operating.
- (6) If nstatus is monitored, follow the  $t_{status}$  specification. If nstatus is not monitored, follow the  $t_{cfack}$  specification.

Glossary Page 67

Table 60. Glossary (Part 3 of 4)

| Letter | Subject   | Definitions  |
|--------|---|--|
|        | SW (sampling window)                                  | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:  Bit Time  0.5 x TCCS RSKM Sampling Window (SW)  0.5 x TCCS   |
| S      | Single-ended<br>voltage<br>referenced I/O<br>standard | The JEDEC standard for <b>SSTL</b> and <b>HSTL</b> I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.  The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:  Single-Ended Voltage Referenced I/O Standard  Voh  Vih(DC)  Voh  Vih(DC)  Voh  Vih(DC)  Voh  Vik(AC)  Voh  Vik(AC) |
|        | t <sub>C</sub>  | High-speed receiver and transmitter input and output clock period.   |
|        | TCCS (channel-<br>to-channel-skew)                    | The timing difference between the fastest and slowest output edges, including $t_{\rm CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).  |
|        | t <sub>DUTY</sub>                                     | High-speed I/O block—Duty cycle on the high-speed transmitter output clock.  |
| T      |   | Timing Unit Interval (TUI)  The timing budget allowed for skew, propagation delays, and the data sampling window.  (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_c/w)$   |
|        | t <sub>FALL</sub>                                     | Signal high-to-low transition time (80-20%)  |
|        | t <sub>INCCJ</sub>                                    | Cycle-to-cycle jitter tolerance on the PLL clock input.  |
|        | t <sub>OUTPJ_IO</sub>                                 | Period jitter on the general purpose I/O driven by a PLL.  |
|        | t <sub>OUTPJ_DC</sub>                                 | Period jitter on the dedicated clock output driven by a PLL.   |
|        | t <sub>RISE</sub>                                     | Signal low-to-high transition time (20-80%)  |
| U      | _   | _  |

Page 70 Document Revision History

Table 61. Document Revision History (Part 2 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
|               |         | ■ Added the I3YY speed grade and changed the data rates for the GX channel in Table 1.  |
|               |         | ■ Added the I3YY speed grade to the V <sub>CC</sub> description in Table 6.   |
|               |         | ■ Added the I3YY speed grade to V <sub>CCHIP_L</sub> , V <sub>CCHIP_R</sub> , V <sub>CCHSSI_L</sub> , and V <sub>CCHSSI_R</sub> descriptions in Table 7.  |
|               |         | ■ Added 240-Ω to Table 11.  |
|               |         | ■ Changed CDR PPM tolerance in Table 23.  |
|               |         | ■ Added additional max data rate for fPLL in Table 23.  |
|               |         | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 25.  |
|               |         | ■ Added the I3YY speed grade and changed the data rates for transceiver speed grade 3 in Table 26.  |
|               |         | ■ Changed CDR PPM tolerance in Table 28.  |
|               |         | ■ Added additional max data rate for fPLL in Table 28.  |
|               |         | ■ Changed the mode descriptions for MLAB and M20K in Table 33.  |
|               |         | ■ Changed the Max value of f <sub>HSCLK_OUT</sub> for the C2, C2L, I2, I2L speed grades in Table 36.  |
| November 2014 | 3.3     | ■ Changed the frequency ranges for C1 and C2 in Table 39.   |
|               |         | ■ Changed the .rbf file sizes for 5SGSD6 and 5SGSD8 in Table 47.  |
|               |         | ■ Added note about nSTATUS to Table 50, Table 51, Table 54.   |
|               |         | ■ Changed the available settings in Table 58.   |
|               |         | ■ Changed the note in "Periphery Performance".  |
|               |         | ■ Updated the "I/O Standard Specifications" section.  |
|               |         | ■ Updated the "Raw Binary File Size" section.   |
|               |         | ■ Updated the receiver voltage input range in Table 22.   |
|               |         | ■ Updated the max frequency for the LVDS clock network in Table 36.   |
|               |         | ■ Updated the DCLK note to Figure 11.   |
|               |         | ■ Updated Table 23 VO <sub>CM</sub> (DC Coupled) condition.   |
|               |         | ■ Updated Table 6 and Table 7.  |
|               |         | ■ Added the DCLK specification to Table 55.   |
|               |         | ■ Updated the notes for Table 47.   |
|               |         | ■ Updated the list of parameters for Table 56.  |
| November 2013 | 3.2     | ■ Updated Table 28  |
| November 2013 | 3.1     | ■ Updated Table 33  |
| November 2013 | 3.0     | ■ Updated Table 23 and Table 28   |
| October 2013  | 2.9     | ■ Updated the "Transceiver Characterization" section  |
|               | 2.8     | ■ Updated Table 3, Table 12, Table 14, Table 19, Table 20, Table 23, Table 24, Table 28, Table 30, Table 31, Table 32, Table 33, Table 36, Table 39, Table 40, Table 41, Table 42, Table 47, Table 53, Table 58, and Table 59 |
| October 2013  |         | ■ Added Figure 1 and Figure 3   |
|               |         | ■ Added the "Transceiver Characterization" section  |
|               |         | ■ Removed all "Preliminary" designations.   |

Document Revision History Page 71

Table 61. Document Revision History (Part 3 of 3)

| Date          | Version | Changes   |
|---------------|---------|---|
|               | 2.7     | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60   |
| May 2013      |         | ■ Added Table 24, Table 48  |
|               |         | ■ Updated Figure 9, Figure 10, Figure 11, Figure 12   |
| February 2013 | 2.6     | ■ Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35, Table 46  |
| ,             |         | ■ Updated "Maximum Allowed Overshoot and Undershoot Voltage"  |
|               | 2.5     | ■ Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27, Table 30, Table 32, Table 35  |
|               |         | ■ Added Table 33  |
|               |         | ■ Added "Fast Passive Parallel Configuration Timing"  |
| D             |         | ■ Added "Active Serial Configuration Timing"  |
| December 2012 |         | ■ Added "Passive Serial Configuration Timing"   |
|               |         | ■ Added "Remote System Upgrades"  |
|               |         | ■ Added "User Watchdog Internal Circuitry Timing Specification"   |
|               |         | ■ Added "Initialization"  |
|               |         | ■ Added "Raw Binary File Size"  |
|               | 2.4     | ■ Added Figure 1, Figure 2, and Figure 3.   |
| June 2012     |         | ■ Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59. |
|               |         | <ul><li>Various edits throughout to fix bugs.</li></ul>   |
|               |         | ■ Changed title of document to Stratix V Device Datasheet.  |
|               |         | ■ Removed document from the Stratix V handbook and made it a separate document.   |
| February 2012 | 2.3     | ■ Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.   |
| December 2011 | 2.2     | ■ Added Table 2–31.   |
| December 2011 |         | ■ Updated Table 2–28 and Table 2–34.  |
| Nevember 0011 | 0.1     | ■ Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about Stratix V GT devices.   |
| November 2011 | 2.1     | ■ Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.   |
|               |         | ■ Various edits throughout to fix SPRs.   |
|               | 2.0     | ■ Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and Table 2–24.  |
| May 2011      |         | ■ Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.   |
|               |         | ■ Chapter moved to Volume 1.  |
|               |         | ■ Minor text edits.   |
|               | 1.1     | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.   |
| December 2010 |         | Converted chapter to the new template.  |
|               |         | ■ Minor text edits.   |
| July 2010     | 1.0     | Initial release.  |

Page 72 Document Revision History