# E·XFL

### Intel - 5SGXEA7N1F45C2LN Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

| Detuns                         |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 234720  |
| Number of Logic Elements/Cells | 622000  |
| Total RAM Bits                 | 51200000  |
| Number of I/O                  | 840   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.82V ~ 0.88V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 1932-BBGA, FCBGA  |
| Supplier Device Package        | 1932-FBGA, FC (45x45)                                       |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxea7n1f45c2ln |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

| abic J. Maxi |                  |               |   |      |
|--------------|------------------|---------------|---|------|
| Symbol       | Description      | Condition (V) | Overshoot Duration as %<br>@ T <sub>J</sub> = 100°C | Unit |
|              |                  | 3.8           | 100   | %    |
|              |                  | 3.85          | 64  | %    |
|              |                  | 3.9           | 36  | %    |
|              |                  | 3.95          | 21  | %    |
| Vi (AC)      | AC input voltage | 4             | 12  | %    |
|              |                  | 4.05          | 7   | %    |
|              |                  | 4.1           | 4   | %    |
|              |                  | 4.15          | 2   | %    |
|              |                  | 4.2           | 1   | %    |

Table 5. Maximum Allowed Overshoot During Transitions

### Figure 1. Stratix V Device Overshoot Duration



### **Internal Weak Pull-Up Resistor**

Table 16 lists the weak pull-up resistor values for Stratix V devices.

| Symbol          | Description   | V <sub>CCIO</sub> Conditions<br>(V) <sup>(3)</sup> | Value <sup>(4)</sup> | Unit |
|-----------------|---|--|----------------------|------|
|                 |   | 3.0 ±5%  | 25                   | kΩ   |
|                 |   | 2.5 ±5%  | 25                   | kΩ   |
|                 | Value of the I/O pin pull-up resistor before                                  | 1.8 ±5%  | 25                   | kΩ   |
| R <sub>PU</sub> | and during configuration, as well as user mode if you enable the programmable | 1.5 ±5%  | 25                   | kΩ   |
|                 | pull-up resistor option.  | 1.35 ±5%   | 25                   | kΩ   |
|                 |   | 1.25 ±5%   | 25                   | kΩ   |
|                 |   | 1.2 ±5%  | 25                   | kΩ   |

Table 16. Internal Weak Pull-Up Resistor for Stratix V Devices (1), (2)

Notes to Table 16:

(1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.

(2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .

- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) These specifications are valid with a  $\pm 10\%$  tolerance to cover changes over PVT.

### I/O Standard Specifications

Table 17 through Table 22 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Stratix V devices. These tables also show the Stratix V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of the terms used in Table 17 through Table 22, refer to "Glossary" on page 65. For tolerance calculations across all SSTL and HSTL I/O standards, refer to Altera knowledge base solution rd07262012\_486.

| I/O      |       | V <sub>ccio</sub> (V) |       | V    | L (V)                       | VIH                         | (V)                     | V <sub>OL</sub> (V)         | V <sub>OH</sub> (V)         | IOL  | I <sub>oh</sub> |
|----------|-------|-----------------------|-------|------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|------|-----------------|
| Standard | Min   | Тур                   | Max   | Min  | Max                         | Min                         | Max                     | Max                         | Min                         | (mĀ) | (mÅ)            |
| LVTTL    | 2.85  | 3                     | 3.15  | -0.3 | 0.8                         | 1.7                         | 3.6                     | 0.4                         | 2.4                         | 2    | -2              |
| LVCMOS   | 2.85  | 3                     | 3.15  | -0.3 | 0.8                         | 1.7                         | 3.6                     | 0.2                         | $V_{CCI0} - 0.2$            | 0.1  | -0.1            |
| 2.5 V    | 2.375 | 2.5                   | 2.625 | -0.3 | 0.7                         | 1.7                         | 3.6                     | 0.4                         | 2                           | 1    | -1              |
| 1.8 V    | 1.71  | 1.8                   | 1.89  | -0.3 | 0.35 *<br>V <sub>CCI0</sub> | 0.65 *<br>V <sub>CCI0</sub> | V <sub>CCI0</sub> + 0.3 | 0.45                        | V <sub>CCI0</sub> –<br>0.45 | 2    | -2              |
| 1.5 V    | 1.425 | 1.5                   | 1.575 | -0.3 | 0.35 *<br>V <sub>CCI0</sub> | 0.65 *<br>V <sub>CCI0</sub> | V <sub>CCI0</sub> + 0.3 | 0.25 *<br>V <sub>CCI0</sub> | 0.75 *<br>V <sub>CCIO</sub> | 2    | -2              |
| 1.2 V    | 1.14  | 1.2                   | 1.26  | -0.3 | 0.35 *<br>V <sub>CCI0</sub> | 0.65 *<br>V <sub>CCIO</sub> | V <sub>CCI0</sub> + 0.3 | 0.25 *<br>V <sub>CCI0</sub> | 0.75 *<br>V <sub>CCI0</sub> | 2    | -2              |

Table 17. Single-Ended I/O Standards for Stratix V Devices

| I/O Standard        | V <sub>IL(DI</sub> | <sub>c)</sub> (V)          | V <sub>IH(D</sub>          | <sub>C)</sub> (V)           | V <sub>IL(AC)</sub> (V)    | V <sub>IH(AC)</sub> (V) | V <sub>ol</sub> (V)        | V <sub>oh</sub> (V)        | I (mA)               | I <sub>oh</sub> |
|---------------------|--------------------|----------------------------|----------------------------|-----------------------------|----------------------------|-------------------------|----------------------------|----------------------------|----------------------|-----------------|
| i/U Stanuaru        | Min                | Max                        | Min                        | Max                         | Max                        | Min                     | Max                        | Min                        | l <sub>oi</sub> (mA) | (mA)            |
| HSTL-18<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1  | V <sub>REF</sub> +<br>0.1  | _                           | $V_{REF} - 0.2$            | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> –<br>0.4 | 8                    | -8              |
| HSTL-18<br>Class II | _                  | V <sub>REF</sub> –<br>0.1  | V <sub>REF</sub> + 0.1     | _                           | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> –<br>0.4 | 16                   | -16             |
| HSTL-15<br>Class I  | _                  | V <sub>REF</sub> –<br>0.1  | V <sub>REF</sub> + 0.1     | _                           | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> –<br>0.4 | 8                    | -8              |
| HSTL-15<br>Class II | _                  | V <sub>REF</sub> –<br>0.1  | V <sub>REF</sub> + 0.1     | _                           | V <sub>REF</sub> - 0.2     | V <sub>REF</sub> + 0.2  | 0.4                        | V <sub>CCIO</sub> –<br>0.4 | 16                   | -16             |
| HSTL-12<br>Class I  | -0.15              | V <sub>REF</sub> –<br>0.08 | V <sub>REF</sub> + 0.08    | V <sub>CCIO</sub> +<br>0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCI0</sub> | 0.75*<br>V <sub>CCI0</sub> | 8                    | -8              |
| HSTL-12<br>Class II | -0.15              | V <sub>REF</sub> –<br>0.08 | V <sub>REF</sub> + 0.08    | V <sub>CCIO</sub> +<br>0.15 | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> + 0.15 | 0.25*<br>V <sub>CCIO</sub> | 0.75*<br>V <sub>CCI0</sub> | 16                   | -16             |
| HSUL-12             | _                  | V <sub>REF</sub> –<br>0.13 | V <sub>REF</sub> +<br>0.13 | _                           | V <sub>REF</sub> –<br>0.22 | V <sub>REF</sub> + 0.22 | 0.1*<br>V <sub>CCIO</sub>  | 0.9*<br>V <sub>CCI0</sub>  | _                    | _               |

### Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices (Part 2 of 2)

Table 20. Differential SSTL I/O Standards for Stratix V Devices

| I/O Standard            |       | V <sub>ccio</sub> (V) |       | V <sub>SWIN</sub> | <sub>G(DC)</sub> (V)    |                                | V <sub>X(AC)</sub> (V) |                              | V <sub>swing(</sub> ,                         | <sub>AC)</sub> (V)                            |
|-------------------------|-------|-----------------------|-------|-------------------|-------------------------|--------------------------------|------------------------|------------------------------|---|---|
| ijo Stanuaru            | Min   | Тур                   | Max   | Min               | Max                     | Min                            | Тур                    | Max                          | Min   | Max   |
| SSTL-2 Class<br>I, II   | 2.375 | 2.5                   | 2.625 | 0.3               | V <sub>CCI0</sub> + 0.6 | V <sub>CCI0</sub> /2-<br>0.2   | _                      | V <sub>CCI0</sub> /2 + 0.2   | 0.62  | V <sub>CCI0</sub> + 0.6                       |
| SSTL-18 Class<br>I, II  | 1.71  | 1.8                   | 1.89  | 0.25              | V <sub>CCI0</sub> + 0.6 | V <sub>CCI0</sub> /2-<br>0.175 | _                      | V <sub>CCI0</sub> /2 + 0.175 | 0.5   | V <sub>CCI0</sub> + 0.6                       |
| SSTL-15 Class<br>I, II  | 1.425 | 1.5                   | 1.575 | 0.2               | (1)                     | V <sub>CCI0</sub> /2-<br>0.15  | _                      | V <sub>CCI0</sub> /2 + 0.15  | 0.35  | _   |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.45  | 0.2               | (1)                     | V <sub>CCI0</sub> /2-<br>0.15  | V <sub>CCI0</sub> /2   | V <sub>CCI0</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> -<br>V <sub>REF</sub> ) | 2(V <sub>IL(AC)</sub><br>- V <sub>REF</sub> ) |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.31  | 0.18              | (1)                     | V <sub>CCI0</sub> /2-<br>0.15  | V <sub>CCI0</sub> /2   | V <sub>CCI0</sub> /2 + 0.15  | 2(V <sub>IH(AC)</sub> -<br>V <sub>REF</sub> ) | _   |
| SSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | 0.18              | _                       | V <sub>REF</sub><br>-0.15      | V <sub>CCI0</sub> /2   | V <sub>REF</sub> +<br>0.15   | -0.30   | 0.30  |

Note to Table 20:

(1) The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits  $(V_{IH(DC)} \text{ and } V_{IL(DC)})$ .

| I/O                    |       | V <sub>ccio</sub> (V) |       | V <sub>DIF(I</sub> | <sub>DC)</sub> (V) | V <sub>X(AC)</sub> (V) |     |      |      | V <sub>CM(DC)</sub> (V | V <sub>DIF(AC)</sub> (V) |     |     |
|------------------------|-------|-----------------------|-------|--------------------|--------------------|------------------------|-----|------|------|------------------------|--------------------------|-----|-----|
| Standard               | Min   | Тур                   | Max   | Min                | Max                | Min                    | Тур | Max  | Min  | Тур                    | Max                      | Min | Max |
| HSTL-18<br>Class I, II | 1.71  | 1.8                   | 1.89  | 0.2                | _                  | 0.78                   | _   | 1.12 | 0.78 | _                      | 1.12                     | 0.4 | _   |
| HSTL-15<br>Class I, II | 1.425 | 1.5                   | 1.575 | 0.2                | _                  | 0.68                   | _   | 0.9  | 0.68 | _                      | 0.9                      | 0.4 | _   |

| I/O                    |      | V <sub>ccio</sub> (V) |      | V <sub>DIF(</sub> | <sub>DC)</sub> (V)         | <sub>c)</sub> (V)               |                           |                                 |                           | V <sub>CM(DC)</sub> (V    | )                         | V <sub>DIF(AC)</sub> (V) |                             |  |
|------------------------|------|-----------------------|------|-------------------|----------------------------|---------------------------------|---------------------------|---------------------------------|---------------------------|---------------------------|---------------------------|--------------------------|-----------------------------|--|
| Standard               | Min  | Тур                   | Max  | Min               | Max                        | Min                             | Тур                       | Max                             | Min                       | Тур                       | Max                       | Min                      | Max                         |  |
| HSTL-12<br>Class I, II | 1.14 | 1.2                   | 1.26 | 0.16              | V <sub>CCI0</sub><br>+ 0.3 | _                               | 0.5*<br>V <sub>CCI0</sub> | _                               | 0.4*<br>V <sub>CCI0</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.3                      | V <sub>CCI0</sub><br>+ 0.48 |  |
| HSUL-12                | 1.14 | 1.2                   | 1.3  | 0.26              | 0.26                       | 0.5*V <sub>CCI0</sub><br>- 0.12 | 0.5*<br>V <sub>CCIO</sub> | 0.5*V <sub>CCI0</sub><br>+ 0.12 | 0.4*<br>V <sub>CCIO</sub> | 0.5*<br>V <sub>CCIO</sub> | 0.6*<br>V <sub>CCIO</sub> | 0.44                     | 0.44                        |  |

### Table 21. Differential HSTL and HSUL I/O Standards for Stratix V Devices (Part 2 of 2)

### Table 22. Differential I/O Standard Specifications for Stratix V Devices (7)

| I/O                                   | Vc    | <sub>cio</sub> (V) | (10)  |     | V <sub>ID</sub> (mV) <sup>(8)</sup> |     |      | V <sub>ICM(DC)</sub> (V)       |       | Vo    | <sub>D</sub> (V) ( | 5)  | V     | <sub>осм</sub> (V) ( | (6)   |
|---------------------------------------|-------|--------------------|-------|-----|-------------------------------------|-----|------|--------------------------------|-------|-------|--------------------|-----|-------|----------------------|-------|
| Standard                              | Min   | Тур                | Max   | Min | Condition                           | Max | Min  | Condition                      | Max   | Min   | Тур                | Max | Min   | Тур                  | Max   |
| PCML                                  | Tran  | ismitte            |       |     | •                                   |     | •    | of the high-s<br>I/O pin speci | •     |       |                    |     |       |                      | For   |
| 2.5 V                                 | 2.375 | 2.5                | 2.625 | 100 | V <sub>CM</sub> =                   | _   | 0.05 | D <sub>MAX</sub> ≤<br>700 Mbps | 1.8   | 0.247 | _                  | 0.6 | 1.125 | 1.25                 | 1.375 |
| LVDS <sup>(1)</sup>                   | 2.375 | 2.0                | 2.025 | 100 | 1.25 V                              | _   | 1.05 | D <sub>MAX</sub> ><br>700 Mbps | 1.55  | 0.247 | _                  | 0.6 | 1.125 | 1.25                 | 1.375 |
| BLVDS (5)                             | 2.375 | 2.5                | 2.625 | 100 | _                                   | _   |      | —                              | _     | _     | _                  |     | _     |                      |       |
| RSDS<br>(HIO) <sup>(2)</sup>          | 2.375 | 2.5                | 2.625 | 100 | V <sub>CM</sub> =<br>1.25 V         | _   | 0.3  | —                              | 1.4   | 0.1   | 0.2                | 0.6 | 0.5   | 1.2                  | 1.4   |
| Mini-<br>LVDS<br>(HIO) <sup>(3)</sup> | 2.375 | 2.5                | 2.625 | 200 |                                     | 600 | 0.4  | _                              | 1.325 | 0.25  | _                  | 0.6 | 1     | 1.2                  | 1.4   |
| LVPECL (4                             |       |                    | _     | 300 |                                     | _   | 0.6  | D <sub>MAX</sub> ≤<br>700 Mbps | 1.8   |       | _                  | _   |       |                      |       |
| ), (9)                                |       | _                  |       | 300 | _                                   | _   | 1    | D <sub>MAX</sub> ><br>700 Mbps | 1.6   |       | _                  | _   |       |                      | —     |

Notes to Table 22:

(1) For optimized LVDS receiver performance, the receiver voltage input range must be between 1.0 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

(2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

(3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. They depend on the system topology.
- (6) RL range:  $90 \le RL \le 110 \Omega$ .
- (7) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 18.
- (8) The minimum VID value is applicable over the entire common mode range, VCM.
- (9) LVPECL is only supported on dedicated clock input pins.
- (10) Differential inputs are powered by VCCPD which requires 2.5 V.

### **Power Consumption**

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus<sup>®</sup> II PowerPlay Power Analyzer feature.

| Mada (2)            | Transceiver | PMA Width                                | 20      | 20      | 16      | 16      | 10  | 10  | 8    | 8    |
|---------------------|-------------|--|---------|---------|---------|---------|-----|-----|------|------|
| Mode <sup>(2)</sup> | Speed Grade | PCS/Core Width                           | 40      | 20      | 32      | 16      | 20  | 10  | 16   | 8    |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 2           | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
| FIFO                |             | C1, C2, C2L, I2, I2L<br>core speed grade | 8.5     | 8.5     | 8.5     | 8.5     | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 2           | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     | 3 –         | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |             | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.8 | 4.2 | 3.84 | 3.44 |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2           | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
| Register            |             | C1, C2, C2L, I2, I2L<br>core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2           | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     | 3 —         | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |             | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.4 | 4.1 | 3.52 | 3.28 |

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

Notes to Table 25:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

(3) The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.





Figure 3 shows the Stratix V AC gain curves for GX channels.

Figure 3. AC Gain Curves for GX Channels (full bandwidth)

Stratix V GT devices contain both GX and GT channels. All transceiver specifications for the GX channels not listed in Table 28 are the same as those listed in Table 23.

Table 28 lists the Stratix V GT transceiver specifications.

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 5 of 5) ( | Fransceiver Specifications for Stratix V GT Devices (Part 5 of 5) <sup>(1)</sup> |
|---|--|
|---|--|

| Symbol/<br>Description                | Conditions |     | Transceivei<br>peed Grade |     | Transceiver<br>Speed Grade 3 |     | Unit |    |
|---------------------------------------|------------|-----|---------------------------|-----|------------------------------|-----|------|----|
| Description                           |            | Min | Тур                       | Max | Min                          | Тур | Max  |    |
| t <sub>pll_lock</sub> <sup>(14)</sup> | —          | —   | _                         | 10  | —                            | —   | 10   | μs |

#### Notes to Table 28:

- (1) Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Stratix V Device Overview.
- (2) The reference clock common mode voltage is equal to the VCCR\_GXB power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that receiver equalization is disabled. If you enable receiver equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) Refer to Figure 5 for the GT channel AC gain curves. The total effective AC gain is the AC gain minus the DC gain.
- (6) Refer to Figure 6 for the GT channel DC gain curves.
- (7) CFP2 optical modules require the host interface to have the receiver data pins differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (8) Specifications for this parameter are the same as for Stratix V GX and GS devices. See Table 23 for specifications.
- (9) t<sub>1 TR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (10) t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (11)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (12) t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (13) tpll\_powerdown is the PLL powerdown minimum pulse width.
- (14) tpll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (15) To calculate the REFCLK rms phase jitter requirement for PCle at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (16) The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin  $V_{ICM}$ ).
- (17) For ES devices, RREF is 2000  $\Omega \pm 1\%$ .
- (18) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).
- (19) SFP/+ optical modules require the host interface to have RD+/- differentially terminated with 100 Ω. The internal OCT feature is available after the Stratix V FPGA configuration is completed. Altera recommends that FPGA configuration is completed before inserting the optical module. Otherwise, minimize unnecessary removal and insertion with unconfigured devices.
- (20) Refer to Figure 4.
- (21) For oversampling design to support data rates less than the minimum specification, the CDR needs to be in LTR mode only.
- (22) This supply follows VCCR\_GXB for both GX and GT channels.
- (23) When you use fPLL as a TXPLL of the transceiver.

Figure 4 shows the differential transmitter output waveform.





Figure 5 shows the Stratix V AC gain curves for GT channels.

Figure 5. AC Gain Curves for GT Channels

Figure 6 shows the Stratix V DC gain curves for GT channels.

Figure 6. DC Gain Curves for GT Channels

### **Transceiver Characterization**

This section summarizes the Stratix V transceiver characterization results for compliance with the following protocols:

- Interlaken
- 40G (XLAUI)/100G (CAUI)
- 10GBase-KR
- QSGMII
- XAUI
- SFI
- Gigabit Ethernet (Gbe / GIGE)
- SPAUI
- Serial Rapid IO (SRIO)
- CPRI
- OBSAI
- Hyper Transport (HT)
- SATA
- SAS
- CEI

| Symbol  | Parameter   | Min  | Тур     | Max  | Unit      |
|---|---|------|---------|--|-----------|
| + (3) (4)   | Input clock cycle-to-cycle jitter ( $f_{REF} \ge 100 \text{ MHz}$ )   | _    | —       | 0.15   | UI (p-p)  |
| t <sub>INCCJ</sub> <sup>(3),</sup> <sup>(4)</sup> | Input clock cycle-to-cycle jitter (f <sub>REF</sub> < 100 MHz)  | -750 | _       | +750   | ps (p-p)  |
| t   | Period Jitter for dedicated clock output (f_{OUT} $\geq$ 100 MHz)   | _    | _       | 175 <sup>(1)</sup>                           | ps (p-p)  |
| t <sub>outpj_dc</sub> <sup>(5)</sup>              | Period Jitter for dedicated clock output (f <sub>OUT</sub> < 100 MHz)   | _    |         | 17.5 <sup>(1)</sup>                          | mUI (p-p) |
| + (5)   | Period Jitter for dedicated clock output in fractional PLL ( $f_{0UT} \geq 100 \mbox{ MHz})$                  | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>foutpj_dc</sub> <sup>(5)</sup>             | Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)                       | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| +   | Cycle-to-Cycle Jitter for a dedicated clock output ( $f_{OUT} \ge 100 \text{ MHz}$ )                          | _    | _       | 175  | ps (p-p)  |
| t <sub>outccj_dc</sub> <sup>(5)</sup>             | Cycle-to-Cycle Jitter for a dedicated clock output (f <sub>0UT</sub> < 100 MHz)                               | _    | _       | 17.5   | mUI (p-p) |
| <b>+</b> <i>(5)</i>                               | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f_{OUT} $\geq$ 100 MHz)                 | _    | _       | 250 <sup>(11)</sup> ,<br>175 <sup>(12)</sup> | ps (p-p)  |
| t <sub>FOUTCCJ_DC</sub> <sup>(5)</sup>            | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )+         | _    | _       | 25 <sup>(11)</sup> ,<br>17.5 <sup>(12)</sup> | mUI (p-p) |
| t <sub>outpj_io</sub> (5),                        | Period Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} $\geq$ 100 MHz)                     | _    | _       | 600  | ps (p-p)  |
| (8)   | Period Jitter for a clock output on a regular I/O<br>(f <sub>OUT</sub> < 100 MHz)                             | _    | _       | 60   | mUI (p-p) |
| t <sub>FOUTPJ_IO</sub> (5),                       | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )         | _    | _       | 600 (10)                                     | ps (p-p)  |
| (8), (11)   | Period Jitter for a clock output on a regular I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)              | _    | _       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| t <sub>outccj_lo</sub> (5),                       | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} $\geq$ 100 MHz)             | _    | _       | 600  | ps (p-p)  |
| (8)   | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)               | _    | _       | 60 <sup>(10)</sup>                           | mUI (p-p) |
| t <sub>foutccj_10</sub> <sup>(5),</sup>           | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{0UT} \geq 100 \mbox{ MHz})$ | _    | _       | 600 <sup>(10)</sup>                          | ps (p-p)  |
| (8), (11)   | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )   | _    | _       | 60   | mUI (p-p) |
| t <sub>casc_outpj_dc</sub>                        | Period Jitter for a dedicated clock output in cascaded PLLs (f_{0UT} $\geq$ 100 MHz)                          |      | _       | 175  | ps (p-p)  |
| (5), (6)  | Period Jitter for a dedicated clock output in cascaded PLLs (f <sub>OUT</sub> < 100 MHz)                      |      | _       | 17.5   | mUI (p-p) |
| f <sub>DRIFT</sub>                                | Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$  | _    | _       | ±10  | %         |
| dK <sub>BIT</sub>                                 | Bit number of Delta Sigma Modulator (DSM)   | 8    | 24      | 32   | Bits      |
| k <sub>value</sub>                                | Numerator of Fraction   | 128  | 8388608 | 2147483648                                   |           |

Table 31. PLL Specifications for Stratix V Devices (Part 2 of 3)

### Table 31. PLL Specifications for Stratix V Devices (Part 3 of 3)

| Symbol           | Parameter   | Min    | Тур  | Max   | Unit |
|------------------|---|--------|------|-------|------|
| f <sub>RES</sub> | Resolution of VCO frequency ( $f_{INPFD} = 100 \text{ MHz}$ ) | 390625 | 5.96 | 0.023 | Hz   |

#### Notes to Table 31:

(1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

(2) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.

- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (4)  $f_{REF}$  is fIN/N when N = 1.
- (5) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 44 on page 52.
- (6) The cascaded PLL specification is only applicable with the following condition: a. Upstream PLL: 0.59Mhz ≤ Upstream PLL BW < 1 MHz b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 42 on page 50.
- (9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.
- (10) This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05 0.95 must be  $\geq$  1000 MHz, while  $f_{VCO}$  for fractional value range 0.20 0.80 must be  $\geq$  1200 MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The  $f_{VC0}$  for fractional value range 0.05-0.95 must be  $\geq$  1000 MHz.
- (12) This specification only covered fractional PLL for low bandwidth. The  $f_{VC0}$  for fractional value range 0.20-0.80 must be  $\geq$  1200 MHz.

### **DSP Block Specifications**

Table 32 lists the Stratix V DSP block performance specifications.

|  |     |         | I          | Peforman | ce               |     |     |      |
|--|-----|---------|------------|----------|------------------|-----|-----|------|
| Mode   | C1  | C2, C2L | 12, 12L    | C3       | 13, 13L,<br>13YY | C4  | 14  | Unit |
|  |     | Modes ι | ising one  | DSP      |                  |     |     | 4    |
| Three 9 x 9                                  | 600 | 600     | 600        | 480      | 480              | 420 | 420 | MHz  |
| One 18 x 18                                  | 600 | 600     | 600        | 480      | 480              | 420 | 400 | MHz  |
| Two partial 18 x 18 (or 16 x 16)             | 600 | 600     | 600        | 480      | 480              | 420 | 400 | MHz  |
| One 27 x 27                                  | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One 36 x 18                                  | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One sum of two 18 x 18(One sum of 2 16 x 16) | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One sum of square                            | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One 18 x 18 plus 36 (a x b) + c              | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
|  |     | Modes u | sing two l | DSPs     | 1                |     | •   | 1    |
| Three 18 x 18                                | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One sum of four 18 x 18                      | 475 | 475     | 475        | 380      | 380              | 300 | 300 | MHz  |
| One sum of two 27 x 27                       | 465 | 465     | 450        | 380      | 380              | 300 | 290 | MHz  |
| One sum of two 36 x 18                       | 475 | 475     | 475        | 380      | 380              | 300 | 300 | MHz  |
| One complex 18 x 18                          | 500 | 500     | 500        | 400      | 400              | 350 | 350 | MHz  |
| One 36 x 36                                  | 475 | 475     | 475        | 380      | 380              | 300 | 300 | MHz  |

### Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 1 of 2)

### **Duty Cycle Distortion (DCD) Specifications**

Table 44 lists the worst-case DCD for Stratix V devices.

### Table 44. Worst-Case DCD on Stratix V I/O Pins (1)

| Symbol            | C1  |     | C2, C2L, I2, I2L |     | C3, I3, I3L,<br>I3YY |     | C4,14 |     | Unit |  |
|-------------------|-----|-----|------------------|-----|----------------------|-----|-------|-----|------|--|
|                   | Min | Max | Min              | Max | Min                  | Max | Min   | Max |      |  |
| Output Duty Cycle | 45  | 55  | 45               | 55  | 45                   | 55  | 45    | 55  | %    |  |

### Note to Table 44:

(1) The DCD numbers do not cover the core clock network.

# **Configuration Specification**

### **POR Delay Specification**

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



For more information about the POR delay, refer to the *Hot Socketing and Power-On Reset in Stratix V Devices* chapter.

Table 45 lists the fast and standard POR delay specification.

### Table 45. Fast and Standard POR Delay Specification (1)

| POR Delay | Minimum | Maximum |
|-----------|---------|---------|
| Fast      | 4 ms    | 12 ms   |
| Standard  | 100 ms  | 300 ms  |

### Note to Table 45:

(1) You can select the POR delay based on the MSEL settings as described in the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

### **JTAG Configuration Specifications**

Table 46 lists the JTAG timing parameters and values for Stratix V devices.

Table 46. JTAG Timing Parameters and Values for Stratix V Devices

| Symbol                  | Description                        | Min | Max | Unit |
|-------------------------|------------------------------------|-----|-----|------|
| t <sub>JCP</sub>        | TCK clock period <sup>(2)</sup>    | 30  | —   | ns   |
| t <sub>JCP</sub>        | TCK clock period <sup>(2)</sup>    | 167 | —   | ns   |
| t <sub>JCH</sub>        | TCK clock high time <sup>(2)</sup> | 14  | —   | ns   |
| t <sub>JCL</sub>        | TCK clock low time <sup>(2)</sup>  | 14  | —   | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time           | 2   | —   | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time           | 3   | —   | ns   |

| Configuration<br>Scheme | Decompression | Design Security | DCLK-to-DATA[]<br>Ratio |
|-------------------------|---------------|-----------------|-------------------------|
|                         | Disabled      | Disabled        | 1                       |
| FPP ×32                 | Disabled      | Enabled         | 4                       |
| FFF X02                 | Enabled       | Disabled        | 8                       |
|                         | Enabled       | Enabled         | 8                       |

Note to Table 49:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Stratix V devices use the additional clock cycles to decrypt and decompress the configuration data.

Figure 11 shows the configuration interface connections between the Stratix V device and a MAX II or MAX V device for single device configuration.

### Figure 11. Single Device FPP Configuration Using an External Host



#### Notes to Figure 11:

- (1) Connect the resistor to a supply that provides an acceptable input signal for the Stratix V device.  $V_{CCPGM}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host. Altera recommends powering up all configuration system I/Os with  $V_{CCPGM}$ .
- (2) You can leave the nCEO pin unconnected or use it as a user I/O pin when it does not feed another device's nCE pin.
- (3) The MSEL pin settings vary for different data width, configuration voltage standards, and POR delay. To connect MSEL, refer to the MSEL Pin Settings section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (4) If you use FPP ×8, use DATA [7..0]. If you use FPP ×16, use DATA [15..0].

IF the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Stratix V device.



### Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

#### Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Page 60

Table 51 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is more than 1.

| Symbol                            | Parameter   | Minimum   | Maximum              | Units |
|-----------------------------------|---|---|----------------------|-------|
| t <sub>CF2CD</sub>                | nCONFIG low to CONF_DONE low                      | —   | 600                  | ns    |
| t <sub>CF2ST0</sub>               | nCONFIG low to nSTATUS low                        | —   | 600                  | ns    |
| t <sub>CFG</sub>                  | nCONFIG low pulse width                           | 2   | _                    | μS    |
| t <sub>STATUS</sub>               | nSTATUS low pulse width                           | 268   | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2ST1</sub>               | nCONFIG high to nSTATUS high                      | —   | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506   | _                    | μS    |
| t <sub>ST2CK</sub> <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2   | —                    | μS    |
| t <sub>DSU</sub>                  | DATA [] setup time before rising edge on DCLK     | 5.5   |                      | ns    |
| t <sub>DH</sub>                   | DATA [] hold time after rising edge on DCLK       | N-1/f <sub>DCLK</sub> <sup>(5)</sup>                |                      | S     |
| t <sub>CH</sub>                   | DCLK high time                                    | $0.45 	imes 1/f_{MAX}$                              |                      | S     |
| t <sub>CL</sub>                   | DCLK low time                                     | $0.45\times1/f_{MAX}$                               |                      | S     |
| t <sub>CLK</sub>                  | DCLK period                                       | 1/f <sub>MAX</sub>                                  |                      | S     |
| f                                 | DCLK frequency (FPP ×8/×16)                       | —   | 125                  | MHz   |
| f <sub>MAX</sub>                  | DCLK frequency (FPP ×32)                          | —   | 100                  | MHz   |
| t <sub>R</sub>                    | Input rise time                                   | —   | 40                   | ns    |
| t <sub>F</sub>                    | Input fall time                                   | —   | 40                   | ns    |
| t <sub>CD2UM</sub>                | CONF_DONE high to user mode <sup>(3)</sup>        | 175   | 437                  | μS    |
| t <sub>CD2CU</sub>                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum<br>DCLK period                          | _                    | _     |
| t <sub>CD2UMC</sub>               | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU}$ + (8576 × CLKUSR period) <sup>(4)</sup> | _                    | _     |

#### Notes to Table 51:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (5) N is the  ${\tt DCLK}\mbox{-to-DATA}$  ratio and  $f_{{\tt DCLK}}$  is the  ${\tt DCLK}$  frequency the system is operating.
- (6) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

| Symbol              | Parameter   | Minimum  | Maximum | Units |
|---------------------|---|--|---------|-------|
| t <sub>CD2UM</sub>  | CONF_DONE high to user mode $(3)$                 | 175  | 437     | μS    |
| t <sub>CD2CU</sub>  | CONF_DONE high to CLKUSR enabled                  | 4 × maximum DCLK period                        | _       | —     |
| t <sub>CD2UMC</sub> | CONF_DONE high to user mode with CLKUSR option on | t <sub>cd2cu</sub> + (8576 ×<br>clkusr period) | _       | —     |

Table 53. AS Timing Parameters for AS  $\times$ 1 and AS  $\times$ 4 Configurations in Stratix V Devices <sup>(1), (2)</sup> (Part 2 of 2)

#### Notes to Table 53:

(1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(2) t<sub>CF2CD</sub>, t<sub>CF2ST0</sub>, t<sub>CF2ST0</sub>, t<sub>CF6</sub>, t<sub>STATUS</sub>, and t<sub>CF2ST1</sub> timing parameters are identical to the timing parameters for PS mode listed in Table 54 on page 63.

(3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.

### **Passive Serial Configuration Timing**

Figure 15 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 15. PS Configuration Timing Waveform <sup>(1)</sup>



#### Notes to Figure 15:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Stratix V device holds <code>nSTATUS</code> low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATAO is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol                            | Parameter   | Minimum  | Maximum              | Units |
|-----------------------------------|---|--|----------------------|-------|
| t <sub>CF2CD</sub>                | nCONFIG low to CONF_DONE low                      | —  | 600                  | ns    |
| t <sub>CF2ST0</sub>               | nCONFIG low to nSTATUS low                        | —  | 600                  | ns    |
| t <sub>CFG</sub>                  | nCONFIG low pulse width                           | 2  | —                    | μS    |
| t <sub>status</sub>               | nSTATUS low pulse width                           | 268  | 1,506 <sup>(1)</sup> | μS    |
| t <sub>CF2ST1</sub>               | nCONFIG high to nSTATUS high                      | —  | 1,506 <sup>(2)</sup> | μS    |
| t <sub>CF2CK</sub> <sup>(5)</sup> | nCONFIG high to first rising edge on DCLK         | 1,506  | —                    | μS    |
| t <sub>ST2CK</sub> <sup>(5)</sup> | nSTATUS high to first rising edge of DCLK         | 2  | —                    | μS    |
| t <sub>DSU</sub>                  | DATA [] setup time before rising edge on DCLK     | 5.5  | _                    | ns    |
| t <sub>DH</sub>                   | DATA [] hold time after rising edge on DCLK       | 0  | _                    | ns    |
| t <sub>CH</sub>                   | DCLK high time                                    | $0.45\times 1/f_{MAX}$   | —                    | S     |
| t <sub>CL</sub>                   | DCLK low time                                     | $0.45\times 1/f_{MAX}$   | —                    | S     |
| t <sub>CLK</sub>                  | DCLK period                                       | 1/f <sub>MAX</sub>   | _                    | S     |
| f <sub>MAX</sub>                  | DCLK frequency                                    | —  | 125                  | MHz   |
| t <sub>CD2UM</sub>                | CONF_DONE high to user mode <sup>(3)</sup>        | 175  | 437                  | μS    |
| t <sub>CD2CU</sub>                | CONF_DONE high to CLKUSR enabled                  | 4 × maximum<br>DCLK period   | —                    | _     |
| t <sub>CD2UMC</sub>               | CONF_DONE high to user mode with CLKUSR option on | $\begin{array}{c} t_{\text{CD2CU}} + \\ (8576 \times \text{CLKUSR} \\ \text{period}) \ \ ^{(4)} \end{array}$ | _                    | _     |

### Notes to Table 54:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.

(5) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

### Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

| Table 55. Initialization Clock Source Option and the Maximu |
|---|
|---|

| Initialization Clock<br>Source | Configuration Schemes      | Maximum<br>Frequency | Minimum Number of Clock<br>Cycles <sup>(1)</sup> |
|--------------------------------|----------------------------|----------------------|--|
| Internal Oscillator            | AS, PS, FPP                | 12.5 MHz             |  |
| CLKUSR                         | AS, PS, FPP <sup>(2)</sup> | 125 MHz              | 8576   |
| DCLK                           | PS, FPP                    | 125 MHz              |  |

### Notes to Table 55:

(1) The minimum number of clock cycles required for device initialization.

(2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

| Parameter | Available | Min                  | Fast       | Model      |       |       |       | Slow N | lodel |             |       |      |
|-----------|-----------|----------------------|------------|------------|-------|-------|-------|--------|-------|-------------|-------|------|
| (1)       | Settings  | <b>Offset</b><br>(2) | Industrial | Commercial | C1    | C2    | C3    | C4     | 12    | 13,<br>13YY | 14    | Unit |
| D3        | 8         | 0                    | 1.587      | 1.699      | 2.793 | 2.793 | 2.992 | 3.192  | 2.811 | 3.047       | 3.257 | ns   |
| D4        | 64        | 0                    | 0.464      | 0.492      | 0.838 | 0.838 | 0.924 | 1.011  | 0.843 | 0.920       | 1.006 | ns   |
| D5        | 64        | 0                    | 0.464      | 0.493      | 0.838 | 0.838 | 0.924 | 1.011  | 0.844 | 0.921       | 1.006 | ns   |
| D6        | 32        | 0                    | 0.229      | 0.244      | 0.415 | 0.415 | 0.458 | 0.503  | 0.418 | 0.456       | 0.499 | ns   |

#### Notes to Table 58:

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D5, and D6 in the Assignment Name column of Assignment Editor.

(2) Minimum offset does not include the intrinsic delay.

### **Programmable Output Buffer Delay**

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

| Table 59. Programmable Output Buffer Delay for Stratix V Devices ( | Table 59. | Programmable Out | put Buffer Delay | y for Stratix V Devices ( |
|--|-----------|------------------|------------------|---------------------------|
|--|-----------|------------------|------------------|---------------------------|

| Symbol              | Parameter                           | Typical     | Unit |
|---------------------|-------------------------------------|-------------|------|
|                     |                                     | 0 (default) | ps   |
| D                   | Rising and/or falling edge<br>delay | 25          | ps   |
| D <sub>OUTBUF</sub> |                                     | 50          | ps   |
|                     |                                     | 75          | ps   |

Note to Table 59:

(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

## Glossary

Table 60 lists the glossary for this chapter.

Table 60. Glossary (Part 1 of 4)

| Letter | Subject              | Definitions   |  |  |
|--------|----------------------|---|--|--|
| Α      |                      |   |  |  |
| В      | —                    | —   |  |  |
| С      |                      |   |  |  |
| D      | _                    | —   |  |  |
| E      | —                    | _   |  |  |
|        | f <sub>HSCLK</sub>   | Left and right PLL input clock frequency.   |  |  |
| F      | f <sub>HSDR</sub>    | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA. |  |  |
|        | f <sub>hsdrdpa</sub> | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.  |  |  |

### Table 60. Glossary (Part 2 of 4)

| Letter                | Subject                            | Definitions   |
|-----------------------|------------------------------------|---|
| G                     |                                    |   |
| Н                     | _                                  | _   |
| Ι                     |                                    |   |
| J                     | J<br>JTAG Timing<br>Specifications | High-speed I/O block—Deserialization factor (width of parallel data bus).<br>JTAG Timing Specifications:<br>TMS |
| K<br>L<br>M<br>N<br>O | _                                  | _   |
| Ρ                     | PLL<br>Specifications              | Diagram of PLL Specifications (1)   |
| Q                     |                                    | _   |
|                       | 1                                  |   |