# E·XFL

### Intel - 5SGXEA7N2F40C1N Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Obsolete   |
|--------------------------------|--|
| Number of LABs/CLBs            | 234720   |
| Number of Logic Elements/Cells | 622000   |
| Total RAM Bits                 | 51200000   |
| Number of I/O                  | 600  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.87V ~ 0.93V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 1517-BBGA, FCBGA   |
| Supplier Device Package        | 1517-FBGA (40x40)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5sgxea7n2f40c1n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|                     |                  |         |     |     |         | (       | -,           |     |
|---------------------|------------------|---------|-----|-----|---------|---------|--------------|-----|
| Transceiver Speed   | Core Speed Grade |         |     |     |         |         |              |     |
| Grade               | C1               | C2, C2L | C3  | C4  | 12, 12L | 13, 13L | <b>I</b> 3YY | 14  |
| 3                   |                  | Yes     | Yes | Yes |         | Yes     | Yes (4)      | Yes |
| GX channel—8.5 Gbps | _                | 165     | 165 | 165 |         | 163     | 163 17       | 165 |

#### Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering <sup>(1), (2), (3)</sup> (Part 2 of 2)

Notes to Table 1:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

(3) C2L, I2L, and I3L speed grades are for low-power devices.

(4) I3YY speed grades can achieve up to 10.3125 Gbps.

Table 2 lists the industrial and commercial speed grades for the Stratix V GT devices. **Table 2. Stratix V GT Commercial and Industrial Speed Grade Offering** <sup>(1)</sup>, <sup>(2)</sup>

| Transaction Oracle Oracle                          | Core Speed Grade |     |     |     |  |  |
|--|------------------|-----|-----|-----|--|--|
| Transceiver Speed Grade                            | C1               | C2  | 12  | 13  |  |  |
| 2<br>GX channel—12.5 Gbps<br>GT channel—28.05 Gbps | Yes              | Yes | _   | _   |  |  |
| 3<br>GX channel—12.5 Gbps<br>GT channel—25.78 Gbps | Yes              | Yes | Yes | Yes |  |  |

#### Notes to Table 2:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

# **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Stratix V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

| Table 3. | Absolute | Maximum | <b>Ratings</b> | for Stratix \ | / Devices | (Part 1 of 2) |
|----------|----------|---------|----------------|---------------|-----------|---------------|
|----------|----------|---------|----------------|---------------|-----------|---------------|

| Symbol              | Description  | Minimum | Maximum | Unit |
|---------------------|--|---------|---------|------|
| V <sub>CC</sub>     | Power supply for core voltage and periphery circuitry                  | -0.5    | 1.35    | V    |
| V <sub>CCPT</sub>   | Power supply for programmable power technology                         | -0.5    | 1.8     | V    |
| V <sub>CCPGM</sub>  | Power supply for configuration pins                                    | -0.5    | 3.9     | V    |
| V <sub>CC_AUX</sub> | Auxiliary supply for the programmable power technology                 | -0.5    | 3.4     | V    |
| V <sub>CCBAT</sub>  | Battery back-up power supply for design security volatile key register | -0.5    | 3.9     | V    |
| V <sub>CCPD</sub>   | I/O pre-driver power supply  | -0.5    | 3.9     | V    |
| V <sub>CCIO</sub>   | I/O power supply   | -0.5    | 3.9     | V    |

| Symbol               | Description            | Condition    | Min <sup>(4)</sup> | Тур | Max <sup>(4)</sup> | Unit |
|----------------------|------------------------|--------------|--------------------|-----|--------------------|------|
| t <sub>RAMP</sub> Po | Power supply ramp time | Standard POR | 200 µs             | _   | 100 ms             | —    |
|                      |                        | Fast POR     | 200 µs             |     | 4 ms               | _    |

#### Table 6. Recommended Operating Conditions for Stratix V Devices (Part 2 of 2)

#### Notes to Table 6:

(1)  $V_{CCPD}$  must be 2.5 V when  $V_{CCI0}$  is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCI0}$  is 3.0 V.

(2) If you do not use the design security feature in Stratix V devices, connect V<sub>CCBAT</sub> to a 1.2- to 3.0-V power supply. Stratix V power-on-reset (POR) circuitry monitors V<sub>CCBAT</sub>. Stratix V devices will not exit POR if V<sub>CCBAT</sub> stays at logic low.

(3) C2L and I2L can also be run at 0.90 V for legacy boards that were designed for the C2 and I2 speed grades.

(4) The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 7 lists the transceiver power supply recommended operating conditions for Stratix V GX, GS, and GT devices.

# Table 7. Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, GS, and GT Devices (Part 1 of 2)

| Symbol  | Description   | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|---|---|------------|------------------------|---------|------------------------|------|
| V <sub>CCA_GXBL</sub>   | Transceiver channel PLL power supply (left  | GX, GS, GT | 2.85                   | 3.0     | 3.15                   | V    |
| (1), (3)  | side)   | un, uo, ui | 2.375                  | 2.5     | 2.625                  | v    |
| V <sub>CCA_GXBR</sub>   | Transceiver channel PLL power supply (right   | GX, GS     | 2.85                   | 3.0     | 3.15                   | V    |
| (1), (3)  | side)   | ux, us     | 2.375                  | 2.5     | 2.625                  | v    |
| V <sub>CCA_GTBR</sub>   | Transceiver channel PLL power supply (right side)   | GT         | 2.85                   | 3.0     | 3.15                   | V    |
|   | Transceiver hard IP power supply (left side;<br>C1, C2, I2, and I3YY speed grades)                  | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| V <sub>CCHIP_L</sub>  | Transceiver hard IP power supply (left side;<br>C2L, C3, C4, I2L, I3, I3L, and I4 speed<br>grades)  | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|   | Transceiver hard IP power supply (right side;<br>C1, C2, I2, and I3YY speed grades)                 | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| V <sub>CCHIP_R</sub>  | Transceiver hard IP power supply (right side;<br>C2L, C3, C4, I2L, I3, I3L, and I4 speed<br>grades) | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|   | Transceiver PCS power supply (left side;<br>C1, C2, I2, and I3YY speed grades)                      | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| V <sub>CCHSSI_L</sub>   | Transceiver PCS power supply (left side;<br>C2L, C3, C4, I2L, I3, I3L, and I4 speed<br>grades)      | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|   | Transceiver PCS power supply (right side;<br>C1, C2, I2, and I3YY speed grades)                     | GX, GS, GT | 0.87                   | 0.9     | 0.93                   | V    |
| V <sub>CCHSSI_L</sub><br>V <sub>CCHSSI_R</sub><br>V <sub>CCR_GXBL</sub> | Transceiver PCS power supply (right side;<br>C2L, C3, C4, I2L, I3, I3L, and I4 speed<br>grades)     | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
|   |   |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCR GXBL</sub>   | Pacaivar analog powar supply (left side)  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)   | Receiver analog power supply (left side)  | un, uo, ui | 0.97                   | 1.0     | 1.03                   | V    |
| V <sub>CCHSSI_L</sub><br>V <sub>CCHSSI_R</sub><br>V <sub>CCR_GXBL</sub> |   |            | 1.03                   | 1.05    | 1.07                   |      |

| Symbol                | Description  | Devices    | Minimum <sup>(4)</sup> | Typical | Maximum <sup>(4)</sup> | Unit |
|-----------------------|--|------------|------------------------|---------|------------------------|------|
|                       |  |            | 0.82                   | 0.85    | 0.88                   |      |
| V <sub>CCR_GXBR</sub> | Receiver analog power supply (right side)                    | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | v    |
| (2)                   | Receiver analog power supply (right side)                    | un, us, ui | 0.97                   | 1.0     | 1.03                   | v    |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCR_GTBR</sub> | Receiver analog power supply for GT channels (right side)    | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCT_GXBL</sub> |  |            | 0.82                   | 0.85    | 0.88                   |      |
|                       | Transmitter analog power supply (left side)                  | GX, GS, GT | 0.87                   | 0.90    | 0.93                   | V    |
| (2)                   |  |            | 0.97                   | 1.0     | 1.03                   |      |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
|                       | Transmitter engles never events (right eide)                 | GX, GS, GT | 0.82                   | 0.85    | 0.88                   | V    |
| V <sub>CCT_GXBR</sub> |  |            | 0.87                   | 0.90    | 0.93                   |      |
| (2)                   | Transmitter analog power supply (right side)                 |            | 0.97                   | 1.0     | 1.03                   |      |
|                       |  |            | 1.03                   | 1.05    | 1.07                   |      |
| V <sub>CCT_GTBR</sub> | Transmitter analog power supply for GT channels (right side) | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| $V_{CCL\_GTBR}$       | Transmitter clock network power supply                       | GT         | 1.02                   | 1.05    | 1.08                   | V    |
| V <sub>CCH_GXBL</sub> | Transmitter output buffer power supply (left side)           | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |
| V <sub>CCH_GXBR</sub> | Transmitter output buffer power supply (right side)          | GX, GS, GT | 1.425                  | 1.5     | 1.575                  | V    |

| Table 7. | Recommended Transceiver Power Supply Operating Conditions for Stratix V GX, | GS, and GT Devices |
|----------|---|--------------------|
| (Part 2  | of 2)   |                    |

#### Notes to Table 7:

(1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

(2) Refer to Table 8 to select the correct power supply level for your design.

(3) When using ATX PLLs, the supply must be 3.0 V.

(4) This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Table 8 shows the transceiver power supply voltage requirements for various conditions.

**Table 8. Transceiver Power Supply Voltage Requirements** 

| Conditions  | Core Speed Grade                  | VCCR_GXB &<br>VCCT_GXB <sup>(2)</sup> | VCCA_GXB | VCCH_GXB | Unit |
|---|-----------------------------------|---------------------------------------|----------|----------|------|
| If BOTH of the following conditions are true:                       | All                               | 1.05                                  |          |          |      |
| <ul> <li>Data rate &gt; 10.3 Gbps.</li> <li>DFE is used.</li> </ul> | All                               | 1.05                                  |          |          |      |
| If ANY of the following conditions are true <sup>(1)</sup> :        |                                   |                                       | 3.0      |          |      |
| ATX PLL is used.  |                                   |                                       |          |          |      |
| ■ Data rate > 6.5Gbps.  | All                               | 1.0                                   |          |          |      |
| ■ DFE (data rate ≤<br>10.3 Gbps), AEQ, or<br>EyeQ feature is used.  |                                   |                                       |          | 1.5      | V    |
| If ALL of the following   | C1, C2, I2, and I3YY              | 0.90                                  | 2.5      |          |      |
| <ul><li>conditions are true:</li><li>ATX PLL is not used.</li></ul> |                                   |                                       |          |          |      |
| ■ Data rate ≤ 6.5Gbps.  | C2L, C3, C4, I2L, I3, I3L, and I4 | 0.85                                  | 2.5      |          |      |
| <ul> <li>DFE, AEQ, and EyeQ are<br/>not used.</li> </ul>            |                                   |                                       |          |          |      |

#### Notes to Table 8:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to either 0.90 V or 0.85 V, they can be shared with the VCC core supply.

### **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

#### **Supply Current**

Supply current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

#### I/O Pin Leakage Current

Table 9 lists the Stratix V I/O pin leakage current specifications.

| Table 9. I/ | 0 Pin Leakage | <b>Current for Stratix </b> | / Devices <sup>(1)</sup> |
|-------------|---------------|-----------------------------|--------------------------|
|-------------|---------------|-----------------------------|--------------------------|

| Symbol          | Description        | Conditions                                 | Min | Тур | Max | Unit |
|-----------------|--------------------|--|-----|-----|-----|------|
| I <sub>I</sub>  | Input pin          | $V_I = 0 V \text{ to } V_{CCIOMAX}$        | -30 | —   | 30  | μA   |
| I <sub>0Z</sub> | Tri-stated I/O pin | $V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$ | -30 |     | 30  | μA   |

#### Note to Table 9:

(1) If  $V_0 = V_{CCIO}$  to  $V_{CCIOMax}$ , 100  $\mu$ A of leakage current per I/O is expected.

#### **Bus Hold Specifications**

Table 10 lists the Stratix V device family bus hold specifications.

Table 10. Bus Hold Parameters for Stratix V Devices

|                               |                   |  |       |      |       |       | Va    | CI0  | -     |      |       |      |      |
|-------------------------------|-------------------|--|-------|------|-------|-------|-------|------|-------|------|-------|------|------|
| Parameter                     | Symbol            | Conditions                                     | 1.2   | 2 V  | 1.    | 1.5 V |       | B V  | 2.5 V |      | 3.0 V |      | Unit |
|                               |                   |  | Min   | Max  | Min   | Max   | Min   | Max  | Min   | Max  | Min   | Max  |      |
| Low<br>sustaining<br>current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 22.5  | _    | 25.0  | _     | 30.0  | _    | 50.0  | _    | 70.0  | _    | μA   |
| High<br>sustaining<br>current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(minimum) | -22.5 | _    | -25.0 | _     | -30.0 | _    | -50.0 | _    | -70.0 | _    | μA   |
| Low<br>overdrive<br>current   | I <sub>odl</sub>  | $0V < V_{IN} < V_{CCIO}$                       | _     | 120  | _     | 160   | _     | 200  | _     | 300  | _     | 500  | μA   |
| High<br>overdrive<br>current  | I <sub>odh</sub>  | 0V < V <sub>IN</sub> <<br>V <sub>CCI0</sub>    |       | -120 |       | -160  | _     | -200 |       | -300 | _     | -500 | μA   |
| Bus-hold<br>trip point        | V <sub>trip</sub> | _  | 0.45  | 0.95 | 0.50  | 1.00  | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

#### **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 11 lists the Stratix V OCT termination calibration accuracy specifications.

Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices <sup>(1)</sup> (Part 1 of 2)

|                     |   |  |     | Calibration Accuracy |                |       |      |  |  |  |
|---------------------|---|--|-----|----------------------|----------------|-------|------|--|--|--|
| Symbol              | Description   | Conditions                                       | C1  | C2,I2                | C3,I3,<br>I3YY | C4,14 | Unit |  |  |  |
| 25-Ω R <sub>S</sub> | Internal series termination with calibration (25- $\Omega$ setting) | V <sub>CCI0</sub> = 3.0, 2.5,<br>1.8, 1.5, 1.2 V | ±15 | ±15                  | ±15            | ±15   | %    |  |  |  |

- You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.
- **\*** For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

| Symbol/   | Conditions   | Trai              | nsceive<br>Grade | r Speed<br>1 | Trai     | nsceive<br>Grade | r Speed<br>2 | Trai                     | isceive<br>Grade | er Speed<br>e 3          | Unit |
|---|--|-------------------|------------------|--------------|----------|------------------|--------------|--------------------------|------------------|--------------------------|------|
| Description   |  | Min               | Тур              | Max          | Min      | Тур              | Max          | Min                      | Тур              | Max                      |      |
| Reconfiguration<br>clock<br>(mgmt_clk_clk)<br>frequency   | _  | 100               | _                | 125          | 100      |                  | 125          | 100                      | 00 — 125         |                          | MHz  |
| Receiver  |  |                   |                  |              |          |                  |              |                          |                  |                          |      |
| Supported I/O<br>Standards  | _  |                   |                  | 1.4-V PCM    | L, 1.5-V | PCML,            | 2.5-V PCM    | L, LVPE                  | CL, and          | d LVDS                   |      |
| Data rate<br>(Standard PCS)<br>(9), (23)  | _  | 600 — 12200 600 - |                  | _            | 12200    | 600              | _            | 8500/<br>10312.5<br>(24) | Mbps             |                          |      |
| Data rate<br>(10G PCS) <sup>(9),</sup> <sup>(23)</sup>  |  | 600               | _                | 14100        | 600      | _                | 12500        | 600                      | _                | 8500/<br>10312.5<br>(24) | Mbps |
| Absolute $V_{MAX}$ for a receiver pin $(5)$   |  | _                 | _                | - 1.2 1.2    |          | 1.2              | —            | _                        | 1.2              | V                        |      |
| Absolute V <sub>MIN</sub> for a receiver pin  | _  | -0.4              | _                |              | -0.4     | _                | _            | -0.4                     | _                | _                        | V    |
| Maximum peak-<br>to-peak<br>differential input<br>voltage V <sub>ID</sub> (diff p-<br>p) before device<br>configuration <sup>(22)</sup> | _  | _                 | _                | 1.6          | _        | _                | 1.6          | _                        | _                | 1.6                      | V    |
| Maximum peak-<br>to-peak  | V <sub>CCR_GXB</sub> =<br>1.0 V/1.05 V<br>(V <sub>ICM</sub> =<br>0.70 V) | _                 | _                | 2.0          | _        | _                | 2.0          | _                        | _                | 2.0                      | V    |
| differential input<br>voltage $V_{ID}$ (diff p-<br>p) after device  | $V_{CCR_GXB} = 0.90 V$<br>(V <sub>ICM</sub> = 0.6 V)                     | _                 | _                | 2.4          | _        | _                | 2.4          | _                        | _                | 2.4                      | V    |
| configuration <sup>(18)</sup> ,<br>(22)   | $V_{CCR\_GXB} = 0.85 V$<br>(V <sub>ICM</sub> = 0.6 V)                    |                   |                  | 2.4          |          |                  | 2.4          |                          |                  | 2.4                      | V    |
| Minimum<br>differential eye<br>opening at<br>receiver serial<br>input pins <sup>(6), (22),</sup><br>(27)                                | _  | 85                |                  | _            | 85       | _                | _            | 85                       | _                | _                        | mV   |

# Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 3 of 7)

| Symbol/   | Conditions   | Tra                | nsceive<br>Grade | r Speed<br>1      | Trai | nsceive<br>Grade | r Speed<br>2 | Trar                     | isceive<br>Grade | r Speed<br>3             | Unit |
|---|--|--------------------|------------------|-------------------|------|------------------|--------------|--------------------------|------------------|--------------------------|------|
| Description   |  | Min                | Тур              | Max               | Min  | Тур              | Max          | Min                      | Тур              | Max                      |      |
|   | DC Gain<br>Setting = 0                                       |                    | 0                | _                 | _    | 0                |              | _                        | 0                | —                        | dB   |
|   | DC Gain<br>Setting = 1                                       | _                  | 2                | _                 | _    | 2                | _            | _                        | 2                | _                        | dB   |
| Programmable<br>DC gain   | DC Gain<br>Setting = 2                                       | _                  | 4                | _                 | _    | 4                | _            | _                        | 4                | _                        | dB   |
|   | DC Gain<br>Setting = 3                                       | _                  | 6                | _                 | _    | 6                | _            | _                        | 6                | _                        | dB   |
|   | DC Gain<br>Setting = 4                                       | _                  | 8                | _                 | _    | 8                | _            | _                        | 8                | —                        | dB   |
| Transmitter   |  |                    |                  |                   |      |                  |              |                          |                  |                          |      |
| Supported I/O<br>Standards  | _  | 1.4-V and 1.5-V PC |                  |                   |      |                  |              | ML                       |                  |                          |      |
| Data rate<br>(Standard PCS)   | _  | 600                | _                | 12200 600 — 12200 |      | 600              | _            | 8500/<br>10312.5<br>(24) | Mbps             |                          |      |
| Data rate<br>(10G PCS)  | _  | 600                | _                | 14100             | 600  | — 12500          |              | 600                      |                  | 8500/<br>10312.5<br>(24) | Mbps |
|   | 85-Ω<br>setting  |                    | 85 ±<br>20%      | _                 | _    | 85 ±<br>20%      |              | _                        | - 85 ±           |                          | Ω    |
| Differential on-  | 100-Ω<br>setting   | _                  | 100<br>±<br>20%  | _                 | _    | 100<br>±<br>20%  | _            | _                        | 100<br>±<br>20%  | _                        | Ω    |
| chip termination<br>resistors   | 120-Ω<br>setting   | _                  | 120<br>±<br>20%  |                   | _    | 120<br>±<br>20%  |              | _                        | 120<br>±<br>20%  |                          | Ω    |
|   | 150-Ω<br>setting   |                    | 150<br>±<br>20%  |                   |      | 150<br>±<br>20%  |              |                          | 150<br>±<br>20%  |                          | Ω    |
| V <sub>OCM</sub> (AC<br>coupled)                                      | 0.65-V<br>setting  |                    | 650              |                   | _    | 650              |              | _                        | 650              | _                        | mV   |
| V <sub>OCM</sub> (DC<br>coupled)                                      | _  |                    | 650              |                   | _    | 650              |              | _                        | 650              | _                        | mV   |
| Rise time (7)   | 20% to 80%   | 30                 |                  | 160               | 30   |                  | 160          | 30                       |                  | 160                      | ps   |
| Fall time <sup>(7)</sup>  | 80% to 20%   | 30                 |                  | 160               | 30   |                  | 160          | 30                       |                  | 160                      | ps   |
| Intra-differential<br>pair skew                                       | Tx V <sub>CM</sub> =<br>0.5 V and<br>slew rate of<br>15 ps   |                    |                  | 15                |      |                  | 15           |                          |                  | 15                       | ps   |
| Intra-transceiver<br>block transmitter<br>channel-to-<br>channel skew | smitter x6 PMA — — 120 — — 1<br>b- bonded mode — — 120 — — 1 |                    | 120              |                   |      | 120              | ps           |                          |                  |                          |      |

#### Table 23. Transceiver Specifications for Stratix V GX and GS Devices <sup>(1)</sup> (Part 5 of 7)

Table 24 shows the maximum transmitter data rate for the clock network.

Table 24. Clock Network Maximum Data Rate Transmitter Specifications (1)

|                                   |                                  | ATX PLL                  |  |                                  | CMU PLL <sup>(2)</sup>   | )                             |                                  | fPLL                     |                               |
|-----------------------------------|----------------------------------|--------------------------|--|----------------------------------|--------------------------|-------------------------------|----------------------------------|--------------------------|-------------------------------|
| Clock Network                     | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span                                      | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span               | Non-<br>bonded<br>Mode<br>(Gbps) | Bonded<br>Mode<br>(Gbps) | Channel<br>Span               |
| x1 <sup>(3)</sup>                 | 14.1                             | —                        | 6  | 12.5                             | _                        | 6                             | 3.125                            | _                        | 3                             |
| x6 <sup>(3)</sup>                 | _                                | 14.1                     | 6  | _                                | 12.5                     | 6                             | _                                | 3.125                    | 6                             |
| x6 PLL<br>Feedback <sup>(4)</sup> | _                                | 14.1                     | Side-<br>wide  | _                                | 12.5                     | Side-<br>wide                 |                                  | _                        | _                             |
| xN (PCIe)                         | Cle) —                           |                          | 8  | _                                | 5.0                      | 8                             | _                                | _                        | _                             |
| xN (Native PHY IP) -              | 8.0                              | 8.0                      | Up to 13<br>channels<br>above<br>and<br>below<br>PLL | 7.99                             | 7.99                     | Up to 13<br>channels<br>above | 3.125                            | 3.125                    | Up to 13<br>channels<br>above |
|                                   | _                                | 8.01 to<br>9.8304        | Up to 7<br>channels<br>above<br>and<br>below<br>PLL  | 7.55                             | 7.55                     | and<br>below<br>PLL           | 3.120                            | 0.120                    | and<br>below<br>PLL           |

Notes to Table 24:

(1) Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

(2) ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

(3) Channel span is within a transceiver bank.

(4) Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

| Mada (2)            | Transceiver | PMA Width                                | 20      | 20      | 16      | 16      | 10  | 10  | 8    | 8    |
|---------------------|-------------|--|---------|---------|---------|---------|-----|-----|------|------|
| Mode <sup>(2)</sup> | Speed Grade | PCS/Core Width                           | 40      | 20      | 32      | 16      | 20  | 10  | 16   | 8    |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.5 | 5.8 | 5.2  | 4.72 |
| FIFO                | 2           | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |             | C1, C2, C2L, I2, I2L<br>core speed grade | 8.5     | 8.5     | 8.5     | 8.5     | 6.5 | 5.8 | 5.2  | 4.72 |
|                     | 3           | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     | 0           | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.84    | 7.2     | 5.3 | 4.7 | 4.24 | 3.76 |
|                     |             | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.8 | 4.2 | 3.84 | 3.44 |
|                     | 1           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2           | C1, C2, C2L, I2, I2L<br>core speed grade | 12.2    | 11.4    | 9.76    | 9.12    | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 2           | C3, I3, I3L<br>core speed grade          | 9.8     | 9.0     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
| Register            |             | C1, C2, C2L, I2, I2L<br>core speed grade | 10.3125 | 10.3125 | 10.3125 | 10.3125 | 6.1 | 5.7 | 4.88 | 4.56 |
|                     | 3           | I3YY<br>core speed grade                 | 10.3125 | 10.3125 | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     | 3           | C3, I3, I3L<br>core speed grade          | 8.5     | 8.5     | 7.92    | 7.2     | 4.9 | 4.5 | 3.96 | 3.6  |
|                     |             | C4, I4<br>core speed grade               | 8.5     | 8.2     | 7.04    | 6.56    | 4.4 | 4.1 | 3.52 | 3.28 |

Table 25 shows the approximate maximum data rate using the standard PCS.

Table 25. Stratix V Standard PCS Approximate Maximum Date Rate (1), (3)

Notes to Table 25:

(1) The maximum data rate is in Gbps.

(2) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

(3) The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 for the transceiver speed grade.

Table 27 shows the  $V_{\text{OD}}$  settings for the GX channel.

| Symbol                                    | V <sub>op</sub> Setting | V <sub>op</sub> Value<br>(mV) | V <sub>op</sub> Setting | V <sub>op</sub> Value<br>(mV) |
|---|-------------------------|-------------------------------|-------------------------|-------------------------------|
|   | 0 (1)                   | 0                             | 32                      | 640                           |
|   | 1 <sup>(1)</sup>        | 20                            | 33                      | 660                           |
|   | 2 (1)                   | 40                            | 34                      | 680                           |
|   | 3 (1)                   | 60                            | 35                      | 700                           |
|   | 4 (1)                   | 80                            | 36                      | 720                           |
|   | 5 (1)                   | 100                           | 37                      | 740                           |
|   | 6                       | 120                           | 38                      | 760                           |
|   | 7                       | 140                           | 39                      | 780                           |
|   | 8                       | 160                           | 40                      | 800                           |
|   | 9                       | 180                           | 41                      | 820                           |
|   | 10                      | 200                           | 42                      | 840                           |
|   | 11                      | 220                           | 43                      | 860                           |
|   | 12                      | 240                           | 44                      | 880                           |
|   | 13                      | 260                           | 45                      | 900                           |
|   | 14                      | 280                           | 46                      | 920                           |
| V <sub>op</sub> differential peak to peak | 15                      | 300                           | 47                      | 940                           |
| typical <sup>(3)</sup>                    | 16                      | 320                           | 48                      | 960                           |
|   | 17                      | 340                           | 49                      | 980                           |
|   | 18                      | 360                           | 50                      | 1000                          |
|   | 19                      | 380                           | 51                      | 1020                          |
|   | 20                      | 400                           | 52                      | 1040                          |
|   | 21                      | 420                           | 53                      | 1060                          |
|   | 22                      | 440                           | 54                      | 1080                          |
|   | 23                      | 460                           | 55                      | 1100                          |
|   | 24                      | 480                           | 56                      | 1120                          |
|   | 25                      | 500                           | 57                      | 1140                          |
|   | 26                      | 520                           | 58                      | 1160                          |
|   | 27                      | 540                           | 59                      | 1180                          |
|   | 28                      | 560                           | 60                      | 1200                          |
|   | 29                      | 580                           | 61                      | 1220                          |
|   | 30                      | 600                           | 62                      | 1240                          |
|   | 31                      | 620                           | 63                      | 1260                          |

Table 27. Typical V\_{0D} Setting for GX Channel, TX Termination = 100  $\Omega^{\left(2\right)}$ 

#### Note to Table 27:

(1) If TX termination resistance =  $100\Omega$ , this VOD setting is illegal.

(2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.

(3) Refer to Figure 2.

# Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)<sup>(1)</sup>

| Symbol/   | Conditions   |        | Transceive<br>Speed Grade |              |              | Fransceive<br>Deed Grade |             | Unit     |
|---|--|--------|---------------------------|--------------|--------------|--------------------------|-------------|----------|
| Description   |  | Min    | Тур                       | Max          | Min          | Тур                      | Max         | Ī        |
|   | 100 Hz   |        |                           | -70          |              |                          | -70         |          |
| Transmitter REFCLK  | 1 kHz  |        | _                         | -90          | _            | _                        | -90         | -        |
| Phase Noise (622  | 10 kHz   |        | _                         | -100         | _            | _                        | -100        | dBc/Hz   |
| MHz) <sup>(18)</sup>  | 100 kHz  |        | —                         | -110         | _            | —                        | -110        | -        |
|   | $\geq$ 1 MHz   |        | —                         | -120         | _            | —                        | -120        | -        |
| Transmitter REFCLK<br>Phase Jitter (100<br>MHz) <sup>(15)</sup>   | 10 kHz to<br>1.5 MHz<br>(PCIe)                                     |        | _                         | 3            | _            |                          | 3           | ps (rms) |
| RREF <sup>(17)</sup>  | —  |        | 1800<br>± 1%              | _            | _            | 1800<br>± 1%             | _           | Ω        |
| Transceiver Clocks  |  |        |                           |              |              |                          |             |          |
| fixedclk <b>clock</b><br>frequency  | PCIe<br>Receiver<br>Detect   |        | 100 or<br>125             | _            | _            | 100 or<br>125            | _           | MHz      |
| Reconfiguration clock<br>(mgmt_clk_clk)<br>frequency  | _  | 100    | _                         | 125          | 100          | _                        | 125         | MHz      |
| Receiver  |  |        |                           | •            |              |                          |             |          |
| Supported I/O<br>Standards  | —  |        | 1.4-V PCMI                | _, 1.5-V PCM | L, 2.5-V PCI | ML, LVPEC                | L, and LVDS | 3        |
| Data rate<br>(Standard PCS) <sup>(21)</sup>   | GX channels  | 600    | _                         | 8500         | 600          | _                        | 8500        | Mbps     |
| Data rate<br>(10G PCS) <sup>(21)</sup>  | GX channels  | 600    | _                         | 12,500       | 600          | _                        | 12,500      | Mbps     |
| Data rate   | GT channels  | 19,600 | —                         | 28,050       | 19,600       | —                        | 25,780      | Mbps     |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>   | GT channels  | _      | _                         | 1.2          | _            | _                        | 1.2         | V        |
| Absolute V <sub>MIN</sub> for a receiver pin  | GT channels  | -0.4   | _                         | _            | -0.4         |                          | _           | V        |
| Maximum peak-to-peak  | GT channels  | _      | —                         | 1.6          | —            | —                        | 1.6         | V        |
| differential input<br>voltage V <sub>ID</sub> (diff p-p)<br>before device<br>configuration <sup>(20)</sup>                                      | GX channels  |        |                           |              | (8)          |                          |             |          |
|   | GT channels  |        |                           |              |              |                          |             |          |
| Maximum peak-to-peak<br>differential input<br>voltage $V_{ID}$ (diff p-p)<br>after device<br>configuration ( <sup>16</sup> ), ( <sup>20</sup> ) | V <sub>CCR_GTB</sub> =<br>1.05 V<br>(V <sub>ICM</sub> =<br>0.65 V) | —      | -                         | 2.2          | _            | _                        | 2.2         | V        |
| ontiguration $(10)$ , $(20)$  | GX channels  |        | •                         | •            | (8)          |                          |             |          |
| Minimum differential  | GT channels  | 200    | _                         |              | 200          |                          |             | mV       |
| eye opening at receiver<br>serial input pins <sup>(4)</sup> , <sup>(20)</sup>   | GX channels  |        |                           |              | (8)          |                          |             |          |

| Symbol/  | Conditions                            | 5   | Transceiver<br>Speed Grade |        |             | r<br>3       | Unit   |       |
|--|---------------------------------------|-----|----------------------------|--------|-------------|--------------|--------|-------|
| Description  |                                       | Min | Тур                        | Max    | Min         | Тур          | Max    |       |
| Differential on-chip<br>termination resistors <sup>(7)</sup> | GT channels                           |     | 100                        | _      | _           | 100          | _      | Ω     |
|  | 85- $\Omega$ setting                  | _   | 85 ± 30%                   | _      | _           | 85<br>± 30%  | _      | Ω     |
| Differential on-chip<br>termination resistors                | 100-Ω<br>setting                      | _   | 100<br>± 30%               | _      | _           | 100<br>± 30% | _      | Ω     |
| for GX channels <sup>(19)</sup>                              | 120-Ω<br>setting                      | _   | 120<br>± 30%               | _      | _           | 120<br>± 30% | _      | Ω     |
|  | 150-Ω<br>setting                      |     | 150<br>± 30%               | _      | _           | 150<br>± 30% | _      | Ω     |
| V <sub>ICM</sub> (AC coupled)                                | GT channels                           |     | 650                        |        | —           | 650          | —      | mV    |
|  | VCCR_GXB =<br>0.85 V or<br>0.9 V      |     | 600                        | _      | _           | 600          |        | mV    |
| VICM (AC and DC<br>coupled) for GX<br>Channels               | VCCR_GXB =<br>1.0 V full<br>bandwidth | _   | 700                        | _      | _           | 700          | _      | mV    |
|  | VCCR_GXB =<br>1.0 V half<br>bandwidth |     | 750                        | _      | _           | 750          | _      | mV    |
| t <sub>LTR</sub> <sup>(9)</sup>                              | —                                     | —   | —                          | 10     | —           | —            | 10     | μs    |
| t <sub>LTD</sub> <sup>(10)</sup>                             |                                       | 4   |                            |        | 4           |              |        | μs    |
| t <sub>LTD_manual</sub> <sup>(11)</sup>                      | —                                     | 4   | —                          | —      | 4           | —            | _      | μs    |
| t <sub>LTR_LTD_manual</sub> <sup>(12)</sup>                  | _                                     | 15  |                            |        | 15          | —            |        | μs    |
| Run Length   | GT channels                           | _   | _                          | 72     | —           | —            | 72     | CID   |
| nun Lengin   | GX channels                           |     |                            |        | (8)         |              |        |       |
| CDR PPM  | GT channels                           |     |                            | 1000   | _           | —            | 1000   | ± PPM |
|  | GX channels                           |     |                            |        | (8)         |              |        |       |
| Programmable   | GT channels                           | _   | _                          | 14     | —           | —            | 14     | dB    |
| equalization<br>(AC Gain) <sup>(5)</sup>                     | GX channels                           |     |                            |        | (8)         |              |        |       |
| Programmable   | GT channels                           | _   | —                          | 7.5    | —           | —            | 7.5    | dB    |
| DC gain <sup>(6)</sup>                                       | GX channels                           |     |                            |        | (8)         |              |        |       |
| Differential on-chip termination resistors <sup>(7)</sup>    | GT channels                           | _   | 100                        | _      | _           | 100          | _      | Ω     |
| Transmitter  | ·1                                    |     |                            |        |             |              |        |       |
| Supported I/O<br>Standards                                   | _                                     |     |                            | 1.4-V  | and 1.5-V F | PCML         |        |       |
| Data rate<br>(Standard PCS)                                  | GX channels                           | 600 | _                          | 8500   | 600         | _            | 8500   | Mbps  |
| Data rate<br>(10G PCS)                                       | GX channels                           | 600 |                            | 12,500 | 600         | _            | 12,500 | Mbps  |

# Table 28. Transceiver Specifications for Stratix V GT Devices (Part 3 of 5)<sup>(1)</sup>

| Table 28. Transceiver Specifications for Stratix V GT Devices (Part 4 of 5) <sup>(1)</sup> |
|--|
|--|

| Symbol/  | Conditions                                   |        | Transceive<br>peed Grade |                                |        | Fransceive<br>Deed Grade |                                | Unit |
|--|--|--------|--------------------------|--------------------------------|--------|--------------------------|--------------------------------|------|
| Description  |  | Min    | Тур                      | Max                            | Min    | Тур                      | Max                            |      |
| Data rate  | GT channels                                  | 19,600 |                          | 28,050                         | 19,600 |                          | 25,780                         | Mbps |
| Differential on-chip   | GT channels                                  |        | 100                      | _                              |        | 100                      |                                | Ω    |
| termination resistors  | GX channels                                  |        | 1                        | 1                              | (8)    |                          | 11                             |      |
|  | GT channels                                  |        | 500                      | _                              |        | 500                      | —                              | mV   |
| $V_{OCM}$ (AC coupled)   | GX channels                                  |        | 1                        | 1                              | (8)    |                          | 11                             |      |
| Dies/Fall times  | GT channels                                  | _      | 15                       | _                              |        | 15                       | —                              | ps   |
| Rise/Fall time   | GX channels                                  |        |                          |                                | (8)    |                          |                                |      |
| Intra-differential pair<br>skew                                    | GX channels                                  |        |                          |                                |        |                          |                                |      |
| Intra-transceiver block<br>transmitter channel-to-<br>channel skew | - GX channels (8)                            |        |                          |                                |        |                          |                                |      |
| Inter-transceiver block<br>transmitter channel-to-<br>channel skew | GX channels                                  |        |                          |                                | (8)    |                          |                                |      |
| CMU PLL  | · · · · · ·                                  |        |                          |                                |        |                          |                                |      |
| Supported Data Range   | —  | 600    | —                        | 12500                          | 600    | —                        | 8500                           | Mbps |
| t <sub>pll_powerdown</sub> (13)                                    | —  | 1      | —                        | —                              | 1      | _                        | —                              | μs   |
| t <sub>pll_lock</sub> <sup>(14)</sup>                              | —  | _      | —                        | 10                             | —      | _                        | 10                             | μs   |
| ATX PLL  |  |        |                          |                                |        |                          |                                |      |
|  | VCO post-<br>divider L=2                     | 8000   | _                        | 12500                          | 8000   | _                        | 8500                           | Mbps |
|  | L=4  | 4000   | —                        | 6600                           | 4000   | _                        | 6600                           | Mbps |
| Supported Data Rate  | L=8  | 2000   | —                        | 3300                           | 2000   | -                        | 3300                           | Mbps |
| Range for GX Channels  | L=8,<br>Local/Central<br>Clock Divider<br>=2 | 1000   | _                        | 1762.5                         | 1000   | _                        | 1762.5                         | Mbps |
| Supported Data Rate<br>Range for GT Channels                       | VCO post-<br>divider L=2                     | 9800   | _                        | 14025                          | 9800   | _                        | 12890                          | Mbps |
| t <sub>pll_powerdown</sub> <sup>(13)</sup>                         | —  | 1      | —                        | —                              | 1      | —                        | —                              | μs   |
| t <sub>pll_lock</sub> <sup>(14)</sup>                              | —  |        | —                        | 10                             | —      | —                        | 10                             | μs   |
| fPLL   |  |        |                          |                                |        |                          | · ·                            |      |
| Supported Data Range   | _  | 600    |                          | 3250/<br>3.125 <sup>(23)</sup> | 600    | _                        | 3250/<br>3.125 <sup>(23)</sup> | Mbps |
| t <sub>pll_powerdown</sub> (13)                                    |  | 1      | _                        |                                | 1      |                          |                                | μs   |

# **Periphery Performance**

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## **High-Speed I/O Specification**


Table 36 lists high-speed I/O timing for Stratix V devices.

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 1 of 4)

| Sumbol   | Conditions                                 |     | C1  |     | C2, | C2L, I | 2, I2L | C3, | 13, 13L | ., <b>I</b> 3YY | C4,I4 |     |            | Ilmit |
|--|--|-----|-----|-----|-----|--------|--------|-----|---------|-----------------|-------|-----|------------|-------|
| Symbol   | Conultions                                 | Min | Тур | Max | Min | Тур    | Max    | Min | Тур     | Max             | Min   | Тур | Max        | Unit  |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>True<br>Differential<br>I/O Standards           | Clock boost factor<br>W = 1 to 40 $^{(4)}$ | 5   |     | 800 | 5   |        | 800    | 5   |         | 625             | 5     |     | 525        | MHz   |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>Single Ended<br>I/O<br>Standards <sup>(3)</sup> | Clock boost factor<br>W = 1 to 40 $^{(4)}$ | 5   |     | 800 | 5   | _      | 800    | 5   |         | 625             | 5     |     | 525        | MHz   |
| f <sub>HSCLK_in</sub> (input<br>clock<br>frequency)<br>Single Ended<br>I/O Standards                   | Clock boost factor<br>W = 1 to 40 $^{(4)}$ | 5   |     | 520 | 5   |        | 520    | 5   |         | 420             | 5     |     | 420        | MHz   |
| f <sub>HSCLK_OUT</sub><br>(output clock<br>frequency)  | _  | 5   | _   | 800 | 5   | _      | 800    | 5   | _       | 625<br>(5)      | 5     | _   | 525<br>(5) | MHz   |

| 0h.a.l  | Conditions   | C1  |     | C2, C2L, I2, I2L |     | C3, I3, I3L, I3YY |      |     | C4,I4 |      |     |     |      |        |
|---|--|-----|-----|------------------|-----|-------------------|------|-----|-------|------|-----|-----|------|--------|
| Symbol  |  | Min | Тур | Max              | Min | Тур               | Max  | Min | Тур   | Max  | Min | Тур | Max  | Unit   |
| Transmitter   | •  |     |     |                  |     |                   |      |     |       |      |     |     |      |        |
|   | SERDES factor J<br>= 3 to 10 (9), (11),<br>(12), (13), (14), (15),<br>(16)                   | (6) | _   | 1600             | (6) | _                 | 1434 | (6) | _     | 1250 | (6) | _   | 1050 | Mbps   |
|   | $\begin{array}{c} \text{SERDES factor J} \\ \geq 4 \end{array}$                              |     |     |                  |     |                   |      |     |       |      |     |     |      |        |
| True<br>Differential<br>I/O Standards   | LVDS TX with<br>DPA <sup>(12)</sup> , <sup>(14)</sup> , <sup>(15)</sup> ,<br><sup>(16)</sup> | (6) |     | 1600             | (6) | _                 | 1600 | (6) | _     | 1600 | (6) | _   | 1250 | Mbps   |
| - f <sub>HSDR</sub> (data<br>rate)  | SERDES factor J<br>= 2,  | (6) |     | (7)              | (6) |                   | (7)  | (6) |       | (7)  | (6) |     | (7)  | Mbps   |
|   | uses DDR<br>Registers  | (-) |     | (1)              | (-) |                   | (1)  | (-) |       | (*)  | (") |     | (*)  | INIDA2 |
|   | SERDES factor J<br>= 1,<br>uses SDR<br>Register  | (6) | _   | (7)              | (6) | _                 | (7)  | (6) | _     | (7)  | (6) | _   | (7)  | Mbps   |
| Emulated<br>Differential<br>I/O Standards<br>with Three<br>External<br>Output<br>Resistor<br>Networks -<br>f <sub>HSDR</sub> (data<br>rate) <sup>(10)</sup> | SERDES factor J<br>= 4 to 10 $(^{17})$   | (6) |     | 1100             | (6) |                   | 1100 | (6) |       | 840  | (6) |     | 840  | Mbps   |
| t <sub>x Jitter</sub> - True<br>Differential  | Total Jitter for<br>Data Rate<br>600 Mbps -<br>1.25 Gbps                                     | _   | _   | 160              | _   | _                 | 160  |     |       | 160  | _   |     | 160  | ps     |
| I/O Standards   | Total Jitter for<br>Data Rate<br>< 600 Mbps  | _   | _   | 0.1              | _   | _                 | 0.1  | _   | _     | 0.1  | _   | _   | 0.1  | UI     |
| t <sub>x Jitter</sub> -<br>Emulated<br>Differential<br>I/O Standards  | Total Jitter for<br>Data Rate<br>600 Mbps - 1.25<br>Gbps                                     | _   | _   | 300              | _   | _                 | 300  | _   | _     | 300  | _   | _   | 325  | ps     |
| with Three<br>External<br>Output<br>Resistor<br>Network   | Total Jitter for<br>Data Rate<br>< 600 Mbps  | _   |     | 0.2              | _   | _                 | 0.2  | _   | _     | 0.2  | _   |     | 0.25 | UI     |

# Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)



#### Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

#### Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF\_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

| Parameter | Available | Min                  | Fast       | Model      |       |       |       | Slow N | lodel |             |       |      |
|-----------|-----------|----------------------|------------|------------|-------|-------|-------|--------|-------|-------------|-------|------|
| (1)       | Settings  | <b>Offset</b><br>(2) | Industrial | Commercial | C1    | C2    | C3    | C4     | 12    | 13,<br>13YY | 14    | Unit |
| D3        | 8         | 0                    | 1.587      | 1.699      | 2.793 | 2.793 | 2.992 | 3.192  | 2.811 | 3.047       | 3.257 | ns   |
| D4        | 64        | 0                    | 0.464      | 0.492      | 0.838 | 0.838 | 0.924 | 1.011  | 0.843 | 0.920       | 1.006 | ns   |
| D5        | 64        | 0                    | 0.464      | 0.493      | 0.838 | 0.838 | 0.924 | 1.011  | 0.844 | 0.921       | 1.006 | ns   |
| D6        | 32        | 0                    | 0.229      | 0.244      | 0.415 | 0.415 | 0.458 | 0.503  | 0.418 | 0.456       | 0.499 | ns   |

#### Notes to Table 58:

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D5, and D6 in the Assignment Name column of Assignment Editor.

(2) Minimum offset does not include the intrinsic delay.

# **Programmable Output Buffer Delay**

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

| Table 59. Programmable Output Buffer Delay for Stratix V Devices ( | Table 59. | Programmable Out | put Buffer Delay | y for Stratix V Devices ( |
|--|-----------|------------------|------------------|---------------------------|
|--|-----------|------------------|------------------|---------------------------|

| Symbol              | Parameter                  | Typical     | Unit |
|---------------------|----------------------------|-------------|------|
|                     |                            | 0 (default) | ps   |
| D                   | Rising and/or falling edge | 25          | ps   |
| D <sub>OUTBUF</sub> | delay                      | 50          | ps   |
|                     |                            | 75          | ps   |

Note to Table 59:

(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

# Glossary

Table 60 lists the glossary for this chapter.

Table 60. Glossary (Part 1 of 4)

| Letter | Subject Definitions  |   |  |
|--------|----------------------|---|--|
| Α      |                      |   |  |
| В      | —                    | —   |  |
| С      |                      |   |  |
| D      | _                    | _   |  |
| E      | —                    | _   |  |
|        | f <sub>HSCLK</sub>   | Left and right PLL input clock frequency.   |  |
| F      | f <sub>HSDR</sub>    | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA. |  |
|        | f <sub>hsdrdpa</sub> | High-speed I/O block—Maximum and minimum <b>LVDS</b> data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.  |  |

Table 61. Document Revision History (Part 3 of 3)

| Date              | Version | Changes   |
|-------------------|---------|---|
|                   |         | ■ Updated Table 2, Table 6, Table 7, Table 20, Table 23, Table 27, Table 47, Table 60   |
| May 2013          | 2.7     | ■ Added Table 24, Table 48  |
|                   |         | <ul> <li>Updated Figure 9, Figure 10, Figure 11, Figure 12</li> </ul>   |
| February 2013 2.6 |         | <ul> <li>Updated Table 7, Table 9, Table 20, Table 23, Table 27, Table 30, Table 31, Table 35,<br/>Table 46</li> </ul>  |
|                   |         | <ul> <li>Updated "Maximum Allowed Overshoot and Undershoot Voltage"</li> </ul>  |
|                   |         | <ul> <li>Updated Table 3, Table 6, Table 7, Table 8, Table 23, Table 24, Table 25, Table 27,<br/>Table 30, Table 32, Table 35</li> </ul>  |
|                   |         | Added Table 33  |
|                   |         | <ul> <li>Added "Fast Passive Parallel Configuration Timing"</li> </ul>  |
| December 0010     | 0.5     | <ul> <li>Added "Active Serial Configuration Timing"</li> </ul>  |
| December 2012     | 2.5     | <ul> <li>Added "Passive Serial Configuration Timing"</li> </ul>   |
|                   |         | <ul> <li>Added "Remote System Upgrades"</li> </ul>  |
|                   |         | <ul> <li>Added "User Watchdog Internal Circuitry Timing Specification"</li> </ul>   |
|                   |         | <ul> <li>Added "Initialization"</li> </ul>  |
|                   |         | <ul> <li>Added "Raw Binary File Size"</li> </ul>  |
|                   |         | <ul> <li>Added Figure 1, Figure 2, and Figure 3.</li> </ul>   |
| June 2012         | 2.4     | <ul> <li>Updated Table 1, Table 2, Table 3, Table 6, Table 11, Table 22, Table 23, Table 27, Table 29, Table 30, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 43, Table 56, and Table 59.</li> </ul> |
|                   |         | <ul> <li>Various edits throughout to fix bugs.</li> </ul>   |
|                   |         | <ul> <li>Changed title of document to Stratix V Device Datasheet.</li> </ul>  |
|                   |         | Removed document from the Stratix V handbook and made it a separate document.   |
| February 2012     | 2.3     | Updated Table 1–22, Table 1–29, Table 1–31, and Table 1–31.   |
| December 2011     | 2.2     | ■ Added Table 2–31.   |
|                   | 2.2     | ■ Updated Table 2–28 and Table 2–34.  |
| Neurometren 0011  | 0.1     | <ul> <li>Added Table 2–2 and Table 2–21 and updated Table 2–5 with information about<br/>Stratix V GT devices.</li> </ul>   |
| November 2011     | 2.1     | <ul> <li>Updated Table 2–11, Table 2–13, Table 2–20, and Table 2–25.</li> </ul>   |
|                   |         | <ul> <li>Various edits throughout to fix SPRs.</li> </ul>   |
|                   |         | <ul> <li>Updated Table 2–4, Table 2–18, Table 2–19, Table 2–21, Table 2–22, Table 2–23, and<br/>Table 2–24.</li> </ul>  |
| May 2011          | 2.0     | <ul> <li>Updated the "DQ Logic Block and Memory Output Clock Jitter Specifications" title.</li> </ul>   |
|                   |         | <ul> <li>Chapter moved to Volume 1.</li> </ul>  |
|                   |         | <ul> <li>Minor text edits.</li> </ul>   |
|                   |         | ■ Updated Table 1–2, Table 1–4, Table 1–19, and Table 1–23.   |
| December 2010     | 1.1     | <ul> <li>Converted chapter to the new template.</li> </ul>  |
|                   |         | <ul> <li>Minor text edits.</li> </ul>   |
| July 2010         | 1.0     | Initial release.  |