E·XFL

Intel - 5SGXEA7N2F40I2LN Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|---|
| Number of LABs/CLBs | 234720 |
| Number of Logic Elements/Cells | 622000 |
| Total RAM Bits | 51200000 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1517-BBGA, FCBGA |
| Supplier Device Package | 1517-FBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5sgxea7n2f40i2ln |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol | Description | Minimum | Maximum | Unit |
|-----------------------|--------------------------------|---------|---------|------|
| V _{CCD_FPLL} | PLL digital power supply | -0.5 | 1.8 | V |
| V _{CCA_FPLL} | PLL analog power supply | -0.5 | 3.4 | V |
| VI | DC input voltage | -0.5 | 3.8 | V |
| TJ | Operating junction temperature | -55 | 125 | °C |
| T _{STG} | Storage temperature (No bias) | -65 | 150 | °C |
| I _{OUT} | DC output current per pin | -25 | 40 | mA |

Table 3. Absolute Maximum Ratings for Stratix V Devices (Part 2 of 2)

Table 4 lists the absolute conditions for the transceiver power supply for Stratix V GX, GS, and GT devices.

Table 4. Transceiver Power Supply Absolute Conditions for Stratix V GX, GS, and GT Devices

| Symbol | Description | Devices | Minimum | Maximum | Unit |
|-----------------------|--|------------|---------|---------|------|
| V _{CCA_GXBL} | Transceiver channel PLL power supply (left side) | GX, GS, GT | -0.5 | 3.75 | V |
| V _{CCA_GXBR} | Transceiver channel PLL power supply (right side) | GX, GS | -0.5 | 3.75 | V |
| V _{CCA_GTBR} | Transceiver channel PLL power supply (right side) | GT | -0.5 | 3.75 | V |
| V _{CCHIP_L} | Transceiver hard IP power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCHIP_R} | Transceiver hard IP power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCHSSI_L} | Transceiver PCS power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCHSSI_R} | Transceiver PCS power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCR_GXBL} | Receiver analog power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCR_GXBR} | Receiver analog power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCR_GTBR} | Receiver analog power supply for GT channels (right side) | GT | -0.5 | 1.35 | V |
| V _{CCT_GXBL} | Transmitter analog power supply (left side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCT_GXBR} | Transmitter analog power supply (right side) | GX, GS, GT | -0.5 | 1.35 | V |
| V _{CCT_GTBR} | Transmitter analog power supply for GT channels (right side) | GT | -0.5 | 1.35 | V |
| V _{CCL_GTBR} | Transmitter clock network power supply (right side) | GT | -0.5 | 1.35 | V |
| V _{CCH_GXBL} | Transmitter output buffer power supply (left side) | GX, GS, GT | -0.5 | 1.8 | V |
| V _{CCH_GXBR} | Transmitter output buffer power supply (right side) | GX, GS, GT | -0.5 | 1.8 | V |

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 5 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Table 5 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle. For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

| Table 5. Maximum Anowed Overshoot burning Transitions | | | | | | | |
|---|------------------|---------------|---|------|--|--|--|
| Symbol | Description | Condition (V) | Overshoot Duration as % @ T _J = 100°C | Unit | | | |
| | | 3.8 | 100 | % | | | |
| | | 3.85 | 64 | % | | | |
| | | 3.9 | 36 | % | | | |
| | | 3.95 | 21 | % | | | |
| Vi (AC) | AC input voltage | 4 | 12 | % | | | |
| | | 4.05 | 7 | % | | | |
| | | 4.1 | 4 | % | | | |
| | | 4.15 | 2 | % | | | |
| | | 4.2 | 1 | % | | | |

Table 5. Maximum Allowed Overshoot During Transitions

Figure 1. Stratix V Device Overshoot Duration



| | | | Resistance Tolerance | | | | |
|----------------------|--|----------------------------|----------------------|-------|-----------------|--------|------|
| Symbol | Description | Conditions | C1 | C2,I2 | C3, I3, I3YY | C4, I4 | Unit |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | $V_{CCIO} = 1.8$ and 1.5 V | ±30 | ±30 | ±40 | ±40 | % |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCI0} = 1.2 V | ±35 | ±35 | ±50 | ±50 | % |
| 100-Ω R _D | Internal differential termination (100- Ω setting) | V _{CCPD} = 2.5 V | ±25 | ±25 | ±25 | ±25 | % |

Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 2 of 2)

Calibration accuracy for the calibrated series and parallel OCTs are applicable at the moment of calibration. When voltage and temperature conditions change after calibration, the tolerance may change.

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 13 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 13 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration for Stratix V Devices (1), (2), (3), (4), (5), (6)

$$R_{OCT} \,=\, R_{SCAL} \Big(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

Notes to Equation 1:

- (1) The R_{OCT} value shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V_{CCIO} at power-up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of $\mathsf{R}_{\mathsf{SCAL}}$ with voltage.

Table 13 lists the on-chip termination variation after power-up calibration.

| Table 13. | OCT Variation after Power-U | Calibration for Stratix V Devices | (Part 1 of 2) ⁽¹⁾ |
|-----------|-----------------------------|-----------------------------------|------------------------------|
|-----------|-----------------------------|-----------------------------------|------------------------------|

| Symbol | Description | V _{CCIO} (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| dR/dV | | 3.0 | 0.0297 | |
| | OCT variation with voltage without recalibration | 2.5 | 0.0344 | |
| | | 1.8 | 0.0499 | %/mV |
| | | 1.5 | 0.0744 | |
| | | 1.2 | 0.1241 | |

| Symbol | Description | V _{CCIO} (V) | Typical | Unit |
|--------|--|-----------------------|---------|------|
| dR/dT | | 3.0 | 0.189 | |
| | | 2.5 | 0.208 | |
| | OCT variation with temperature without recalibration | 1.8 | 0.266 | %/°C |
| | without robalibration | 1.5 | 0.273 | |
| | | 1.2 | 0.317 | |

Table 13. OCT Variation after Power-Up Calibration for Stratix V Devices (Part 2 of 2)⁽¹⁾

Note to Table 13:

(1) Valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0° to 85°C.

Pin Capacitance

Table 14 lists the Stratix V device family pin capacitance.

Table 14. Pin Capacitance for Stratix V Devices

| Symbol | Description | Value | Unit |
|--------------------|--|-------|------|
| C _{IOTB} | Input capacitance on the top and bottom I/O pins | 6 | pF |
| C _{IOLR} | Input capacitance on the left and right I/O pins | 6 | pF |
| C _{OUTFB} | Input capacitance on dual-purpose clock output and feedback pins | 6 | рF |

Hot Socketing

Table 15 lists the hot socketing specifications for Stratix V devices.

| Table 15. | Hot Socketing Specifications for Stratix V Devices |
|-----------|--|
|-----------|--|

| Symbol | Description | Maximum |
|---------------------------|--|---------------------|
| I _{IOPIN (DC)} | DC current per I/O pin | 300 μA |
| I _{IOPIN (AC)} | AC current per I/O pin | 8 mA ⁽¹⁾ |
| I _{XCVR-TX (DC)} | DC current per transceiver transmitter pin | 100 mA |
| I _{XCVR-RX (DC)} | DC current per transceiver receiver pin | 50 mA |

Note to Table 15:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{10PIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

| 1/0 Stondard | V _{CCIO} (V) | | | V _{REF} (V) | | | ν _{ττ} (ν) | | |
|-------------------------|-----------------------|------|-------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|
| I/O Standard | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCI0} | 0.5 * VCCIO | 0.51 * V _{CCIO} |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.418 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCI0} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCI0} | 0.49 * V _{CCI0} | 0.5 * VCCIO | 0.51 * V _{CCIO} |
| SSTL-12 Class I, II | 1.14 | 1.20 | 1.26 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | 0.49 * V _{CCI0} | 0.5 * VCCIO | 0.51 * V _{CCIO} |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | _ | V _{CCI0} /2 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.68 | 0.75 | 0.9 | _ | V _{CCI0} /2 | _ |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.47 * V _{CCIO} | 0.5 * V _{CCIO} | 0.53 * V _{CCIO} | — | V _{CCI0} /2 | |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.49 * V _{CCIO} | 0.5 * V _{CCIO} | 0.51 * V _{CCIO} | — | _ | _ |

| Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Stratix V Device | es |
|---|----|
|---|----|

| Table 19. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Stratix V Devices | (Part 1 of 2) |
|---|---------------|
|---|---------------|

| I/O Standard | V _{IL(D(} | _{:)} (V) | V _{IH(D} | _{C)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{ol} (V) | V _{oh} (V) | L (mA) | I _{oh} |
|-------------------------|--------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|----------------------|-----------------|
| ijo Stanuaru | Min | Max | Min | Max | Max | Min | Max | Min | I _{ol} (mA) | (mÅ) |
| SSTL-2 Class I | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCIO} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.608 | V _{TT} + 0.608 | 8.1 | -8.1 |
| SSTL-2 Class II | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCI0} + 0.3 | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.81 | V _{TT} + 0.81 | 16.2 | -16.2 |
| SSTL-18 Class I | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCI0} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | V _{TT} – 0.603 | V _{TT} + 0.603 | 6.7 | -6.7 |
| SSTL-18 Class II | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCI0} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCI0} – 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | 8 | -8 |
| SSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | 16 | -16 |
| SSTL-135 Class I, II | | V _{REF} – 0.09 | V _{REF} + 0.09 | _ | V _{REF} – 0.16 | V _{REF} + 0.16 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | _ | _ |
| SSTL-125 Class I, II | | V _{REF} – 0.85 | V _{REF} + 0.85 | _ | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCI0} | 0.8 * V _{CCI0} | _ | _ |
| SSTL-12 Class I, II | | V _{REF} – 0.1 | V _{REF} + 0.1 | | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | | _ |

| Symbol/ | Conditions | Trai | nsceive Grade | r Speed 1 | Trai | nsceive Grade | r Speed 2 | Trai | Unit | | |
|--|--|-------|------------------|-----------------------|-------|------------------|-----------------------|-------|------------------|-----------------------|-------------|
| Description | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| Spread-spectrum downspread | PCle | _ | 0 to 0.5 | _ | _ | 0 to 0.5 | | _ | 0 to 0.5 | _ | % |
| On-chip termination resistors ⁽²¹⁾ | _ | _ | 100 | | _ | 100 | | _ | 100 | | Ω |
| Absolute V _{MAX} ⁽⁵⁾ | Dedicated reference clock pin | _ | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | | 1.2 | | | | |
| Absolute V_{MIN} | — | -0.4 | — | | -0.4 | — | — | -0.4 | — | — | V |
| Peak-to-peak differential input voltage | _ | 200 | _ | 1600 | 200 | _ | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC clock pin coupled) ⁽³⁾ | | 1050/ | 1000/90 | 00/850 ⁽²⁾ | 1050/ | 1000/90 | 00/850 ⁽²⁾ | 1050/ | 1000/90 | 00/850 ⁽²⁾ | mV |
| coupleu) (9 | RX reference clock pin | 1. | .0/0.9/0 | .85 ⁽⁴⁾ | 1. | 0/0.9/0 | .85 ⁽⁴⁾ | 1. | 0/0.9/0 | .85 ⁽⁴⁾ | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | | 550 | 250 | | 550 | 250 | | 550 | mV |
| | 100 Hz | — | — | -70 | — | — | -70 | — | — | -70 | dBc/Hz |
| Transmitter | 1 kHz | | | -90 | | | -90 | | — | -90 | dBc/Hz |
| REFCLK Phase Noise | 10 kHz | — | — | -100 | — | — | -100 | — | — | -100 | dBc/Hz |
| (622 MHz) ⁽²⁰⁾ | 100 kHz | | | -110 | | — | -110 | — | — | -110 | dBc/Hz |
| | ≥1 MHz | — | — | -120 | — | — | -120 | — | — | -120 | dBc/Hz |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁷⁾ | 10 kHz to 1.5 MHz (PCle) | _ | _ | 3 | _ | _ | 3 | _ | _ | 3 | ps (rms) |
| R _{REF} (19) | | | 1800 ±1% | | _ | 1800 ±1% | _ | | 180 0 ±1% | | Ω |
| Transceiver Clocks | S | | | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | | 100 or 125 | _ | _ | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |

Table 23. Transceiver Specifications for Stratix V GX and GS Devices ⁽¹⁾ (Part 2 of 7)

Table 27 shows the V_{OD} settings for the GX channel.

| Symbol | V _{op} Setting | V _{op} Value (mV) | V _{op} Setting | V _{op} Value (mV) |
|---|-------------------------|-------------------------------|-------------------------|-------------------------------|
| | 0 (1) | 0 | 32 | 640 |
| | 1 ⁽¹⁾ | 20 | 33 | 660 |
| | 2 (1) | 40 | 34 | 680 |
| | 3 (1) | 60 | 35 | 700 |
| | 4 (1) | 80 | 36 | 720 |
| | 5 (1) | 100 | 37 | 740 |
| | 6 | 120 | 38 | 760 |
| | 7 | 140 | 39 | 780 |
| | 8 | 160 | 40 | 800 |
| | 9 | 180 | 41 | 820 |
| | 10 | 200 | 42 | 840 |
| | 11 | 220 | 43 | 860 |
| | 12 | 240 | 44 | 880 |
| | 13 | 260 | 45 | 900 |
| | 14 | 280 | 46 | 920 |
| V _{op} differential peak to peak | 15 | 300 | 47 | 940 |
| _{op} differential peak to peak pical ⁽³⁾ | 16 | 320 | 48 | 960 |
| | 17 | 340 | 49 | 980 |
| | 18 | 360 | 50 | 1000 |
| | 19 | 380 | 51 | 1020 |
| | 20 | 400 | 52 | 1040 |
| | 21 | 420 | 53 | 1060 |
| | 22 | 440 | 54 | 1080 |
| | 23 | 460 | 55 | 1100 |
| | 24 | 480 | 56 | 1120 |
| | 25 | 500 | 57 | 1140 |
| | 26 | 520 | 58 | 1160 |
| | 27 | 540 | 59 | 1180 |
| | 28 | 560 | 60 | 1200 |
| | 29 | 580 | 61 | 1220 |
| | 30 | 600 | 62 | 1240 |
| | 31 | 620 | 63 | 1260 |

Table 27. Typical V_{0D} Setting for GX Channel, TX Termination = 100 $\Omega^{\left(2\right)}$

Note to Table 27:

(1) If TX termination resistance = 100Ω , this VOD setting is illegal.

(2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.

(3) Refer to Figure 2.

Table 28. Transceiver Specifications for Stratix V GT Devices (Part 2 of 5)⁽¹⁾

| Symbol/ | Conditions | | Transceive Speed Grade | | | Fransceive Deed Grade | | Unit |
|---|--|--------|---------------------------|--------------|--------------|--------------------------|-------------|----------|
| Description | | Min | Тур | Max | Min | Тур | Max | Ī |
| | 100 Hz | | | -70 | | | -70 | |
| Transmitter REFCLK | 1 kHz | | _ | -90 | _ | _ | -90 | - |
| Phase Noise (622 | 10 kHz | | _ | -100 | _ | _ | -100 | dBc/Hz |
| MHz) ⁽¹⁸⁾ | 100 kHz | | — | -110 | _ | — | -110 | - |
| | \geq 1 MHz | | — | -120 | _ | — | -120 | - |
| Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁵⁾ | 10 kHz to 1.5 MHz (PCIe) | | _ | 3 | _ | | 3 | ps (rms) |
| RREF ⁽¹⁷⁾ | — | | 1800 ± 1% | _ | _ | 1800 ± 1% | _ | Ω |
| Transceiver Clocks | | | | | | | | |
| fixedclk clock frequency | PCIe Receiver Detect | | 100 or 125 | _ | _ | 100 or 125 | _ | MHz |
| Reconfiguration clock (mgmt_clk_clk) frequency | _ | 100 | _ | 125 | 100 | _ | 125 | MHz |
| Receiver | | | | • | | | | |
| Supported I/O Standards | — | | 1.4-V PCMI | _, 1.5-V PCM | L, 2.5-V PCI | ML, LVPEC | L, and LVDS | 3 |
| Data rate (Standard PCS) ⁽²¹⁾ | GX channels | 600 | _ | 8500 | 600 | _ | 8500 | Mbps |
| Data rate (10G PCS) ⁽²¹⁾ | GX channels | 600 | _ | 12,500 | 600 | _ | 12,500 | Mbps |
| Data rate | GT channels | 19,600 | — | 28,050 | 19,600 | — | 25,780 | Mbps |
| Absolute V _{MAX} for a receiver pin ⁽³⁾ | GT channels | _ | _ | 1.2 | _ | _ | 1.2 | V |
| Absolute V _{MIN} for a receiver pin | GT channels | -0.4 | _ | _ | -0.4 | | _ | V |
| Maximum peak-to-peak | GT channels | _ | — | 1.6 | — | — | 1.6 | V |
| differential input voltage V _{ID} (diff p-p) before device configuration ⁽²⁰⁾ | GX channels | | | | (8) | | | |
| | GT channels | | | | | | | |
| Maximum peak-to-peak differential input voltage V_{ID} (diff p-p) after device configuration (¹⁶), (²⁰) | V _{CCR_GTB} = 1.05 V (V _{ICM} = 0.65 V) | — | - | 2.2 | _ | _ | 2.2 | V |
| oomguration (), () | GX channels | | • | • | (8) | | | |
| Minimum differential | GT channels | 200 | _ | | 200 | | | mV |
| eye opening at receiver serial input pins ⁽⁴⁾ , ⁽²⁰⁾ | GX channels | | | | (8) | | | |

- XFI
- ASI
- HiGig/HiGig+
- HiGig2/HiGig2+
- Serial Data Converter (SDC)
- GPON
- SDI
- SONET
- Fibre Channel (FC)
- PCIe
- QPI
- SFF-8431

Download the Stratix V Characterization Report Tool to view the characterization report summary for these protocols.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 30 lists the clock tree specifications for Stratix V devices.

Table 30. Clock Tree Performance for Stratix V Devices (1)

| | Performance | | | | | | | | | |
|------------------------------|-----------------------------|--------------------------|--------|------|--|--|--|--|--|--|
| Symbol | C1, C2, C2L, I2, and I2L | C3, I3, I3L, and I3YY | C4, I4 | Unit | | | | | | |
| Global and Regional Clock | 717 | 650 | 580 | MHz | | | | | | |
| Periphery Clock | 550 | 500 | 500 | MHz | | | | | | |

Note to Table 30:

(1) The Stratix V ES devices are limited to 600 MHz core clock tree performance.

Table 31. PLL Specifications for Stratix V Devices (Part 3 of 3)

| Symbol | Parameter | Min | Тур | Max | Unit |
|------------------|---|--------|------|-------|------|
| f _{RES} | Resolution of VCO frequency ($f_{INPFD} = 100 \text{ MHz}$) | 390625 | 5.96 | 0.023 | Hz |

Notes to Table 31:

(1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

(2) This specification is limited by the lower of the two: I/O f_{MAX} or f_{OUT} of the PLL.

- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (4) f_{REF} is fIN/N when N = 1.
- (5) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 44 on page 52.
- (6) The cascaded PLL specification is only applicable with the following condition: a. Upstream PLL: 0.59Mhz ≤ Upstream PLL BW < 1 MHz b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 42 on page 50.
- (9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.
- (10) This specification only covers fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05 0.95 must be \geq 1000 MHz, while f_{VCO} for fractional value range 0.20 0.80 must be \geq 1200 MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The f_{VC0} for fractional value range 0.05-0.95 must be \geq 1000 MHz.
- (12) This specification only covered fractional PLL for low bandwidth. The f_{VC0} for fractional value range 0.20-0.80 must be \geq 1200 MHz.

DSP Block Specifications

Table 32 lists the Stratix V DSP block performance specifications.

| | | | I | Peforman | ce | | | |
|--|-----|---------|------------|----------|------------------|-----|-----|------|
| Mode | C1 | C2, C2L | 12, 12L | C3 | 13, 13L, 13YY | C4 | 14 | Unit |
| | | Modes ι | ising one | DSP | | | | 4 |
| Three 9 x 9 | 600 | 600 | 600 | 480 | 480 | 420 | 420 | MHz |
| One 18 x 18 | 600 | 600 | 600 | 480 | 480 | 420 | 400 | MHz |
| Two partial 18 x 18 (or 16 x 16) | 600 | 600 | 600 | 480 | 480 | 420 | 400 | MHz |
| One 27 x 27 | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One 36 x 18 | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One sum of two 18 x 18(One sum of 2 16 x 16) | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One sum of square | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One 18 x 18 plus 36 (a x b) + c | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| | | Modes u | sing two l | DSPs | 1 | | • | 1 |
| Three 18 x 18 | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One sum of four 18 x 18 | 475 | 475 | 475 | 380 | 380 | 300 | 300 | MHz |
| One sum of two 27 x 27 | 465 | 465 | 450 | 380 | 380 | 300 | 290 | MHz |
| One sum of two 36 x 18 | 475 | 475 | 475 | 380 | 380 | 300 | 300 | MHz |
| One complex 18 x 18 | 500 | 500 | 500 | 400 | 400 | 350 | 350 | MHz |
| One 36 x 36 | 475 | 475 | 475 | 380 | 380 | 300 | 300 | MHz |

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 1 of 2)

| Mode | | Peformance | | | | | | | | | | |
|-----------------------|-----|------------|-----------|------|------------------|-----|-----|------|--|--|--|--|
| | C1 | C2, C2L | 12, 12L | C3 | 13, 13L, 13YY | C4 | 14 | Unit | | | | |
| | | Modes us | ing Three | DSPs | | | | | | | | |
| One complex 18 x 25 | 425 | 425 | 415 | 340 | 340 | 275 | 265 | MHz | | | | |
| Modes using Four DSPs | | | | | | | | | | | | |
| One complex 27 x 27 | 465 | 465 | 465 | 380 | 380 | 300 | 290 | MHz | | | | |

Table 32. Block Performance Specifications for Stratix V DSP Devices (Part 2 of 2)

Memory Block Specifications

Table 33 lists the Stratix V memory block specifications.

Table 33. Memory Block Performance Specifications for Stratix V Devices ^{(1), (2)} (Part 1 of 2)

| | | Resour | ces Used | | Performance | | | | | | | |
|--------|--|--------|----------|-----|-------------|-----|-----|---------|---------------------|-----|------|--|
| Memory | Mode | ALUTS | Memory | C1 | C2, C2L | C3 | C4 | 12, 12L | 13, 13L, 13YY | 14 | Unit | |
| | Single port, all supported widths | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz | |
| | Simple dual-port, x32/x64 depth | 0 | 1 | 450 | 450 | 400 | 315 | 450 | 400 | 315 | MHz | |
| MLAB | Simple dual-port, x16 depth ⁽³⁾ | 0 | 1 | 675 | 675 | 533 | 400 | 675 | 533 | 400 | MHz | |
| | ROM, all supported widths | 0 | 1 | 600 | 600 | 500 | 450 | 600 | 500 | 450 | MHz | |

| 0h.a.l | Oanditiana | | C1 | | C2, | C2L, I | 2, I2L | C3, | 13, 131 | ., I 3YY | | 11 14 | | |
|---|--|-----|-----|------|-----|--------|--------|-----|---------|-----------------|-----|-------|------|------|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Transmitter | • | | | | | | | | | | | | | • |
| | SERDES factor J = 3 to 10 (9), (11), (12), (13), (14), (15), (16) | (6) | _ | 1600 | (6) | _ | 1434 | (6) | _ | 1250 | (6) | _ | 1050 | Mbps |
| | $\begin{array}{c} \text{SERDES factor J} \\ \geq 4 \end{array}$ | | | | | | | | | | | | | |
| True Differential I/O Standards - f _{HSDR} (data rate) | LVDS TX with DPA ⁽¹²⁾ , ⁽¹⁴⁾ , ⁽¹⁵⁾ , ⁽¹⁶⁾ | (6) | | 1600 | (6) | | 1600 | (6) | _ | 1600 | (6) | _ | 1250 | Mbps |
| | SERDES factor J = 2, | (6) | | (7) | (6) | | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| | uses DDR Registers | (0) | _ | (7) | (0) | | (7) | (0) | _ | (7) | (0) | _ | (7) | wups |
| | SERDES factor J = 1, uses SDR Register | (6) | _ | (7) | (6) | _ | (7) | (6) | | (7) | (6) | | (7) | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) ⁽¹⁰⁾ | SERDES factor J = 4 to 10 (17) | (6) | | 1100 | (6) | | 1100 | (6) | | 840 | (6) | | 840 | Mbps |
| t _{x Jitter} - True Differential | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 160 | _ | _ | 160 | | | 160 | _ | | 160 | ps |
| I/O Standards | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | _ | _ | 0.1 | UI |
| t _{x Jitter} - Emulated Differential I/O Standards | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | _ | _ | 325 | ps |
| with Three External Output Resistor Network | Total Jitter for Data Rate < 600 Mbps | _ | | 0.2 | | | 0.2 | | | 0.2 | _ | | 0.25 | UI |

Table 36. High-Speed I/O Specifications for Stratix V Devices (1), (2) (Part 2 of 4)

Figure 7 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.

Figure 7. DPA Lock Time Specification with DPA PLL Calibration Enabled

| rx_reset | i | | |
|---------------|---|--|--|
| rx_dpa_locked | | | |
| | | | |

Table 37 lists the DPA lock time specifications for Stratix V devices.

Table 37. DPA Lock Time Specifications for Stratix V GX Devices Only (1), (2), (3)

| Standard | Training Pattern | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions ⁽⁴⁾ | Maximum |
|--------------------|---------------------|---|---|----------------------|
| SPI-4 | 0000000001111111111 | 2 | 128 | 640 data transitions |
| Parallel Rapid I/O | 00001111 | 2 | 128 | 640 data transitions |
| | 10010000 | 4 | 64 | 640 data transitions |
| Miscellaneous | 10101010 | 8 | 32 | 640 data transitions |
| Wiscenardous | 01010101 | 8 | 32 | 640 data transitions |

Notes to Table 37:

(1) The DPA lock time is for one channel.

(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.

(3) The DPA lock time stated in this table applies to both commercial and industrial grade.

(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 8 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps. Table 38 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps.





FPP Configuration Timing when DCLK-to-DATA [] = 1

Figure 12 shows the timing waveform for FPP configuration when using a MAX II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.





Notes to Figure 12:

- (1) Use this timing waveform when the DCLK-to-DATA [] ratio is 1.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nstatus low for the time of the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- (6) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (7) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high when the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT DONE goes low.

Table 50 lists the timing parameters for Stratix V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 50. FPP Timing Parameters for Stratix V Devices (1)

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------------------------|---|--|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | — | μS |
| t _{status} | nSTATUS low pulse width | 268 | 1,506 ⁽²⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽³⁾ | μS |
| t _{CF2CK} (6) | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μS |
| t _{ST2CK} ⁽⁶⁾ | nSTATUS high to first rising edge of DCLK | 2 | _ | μS |
| t _{DSU} | DATA [] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA [] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45\times1/f_{MAX}$ | — | S |
| t _{CL} | DCLK low time | $0.45\times1/f_{MAX}$ | — | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f | DCLK frequency (FPP ×8/×16) | — | 125 | MHz |
| f _{MAX} | DCLK frequency (FPP ×32) | — | 100 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode ⁽⁴⁾ | 175 | 437 | μS |
| + | CONTRACT high to an union analysis | 4 × maximum | | |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | DCLK period | — | |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | $\begin{array}{c} t_{\text{CD2CU}} + \\ (8576 \times \text{CLKUSR} \\ \text{period}) \ ^{(5)} \end{array}$ | _ | _ |

Notes to Table 50:

(1) Use these timing parameters when the decompression and design security features are disabled.

(2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(3) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the Initialization section of the "Configuration, Design Security, and Remote System Upgrades in Stratix V Devices" chapter.
- (6) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

FPP Configuration Timing when DCLK-to-DATA [] > 1

Figure 13 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.



Figure 13. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)

Notes to Figure 13:

- (1) Use this timing waveform and parameters when the DCLK-to-DATA [] ratio is >1. To find out the DCLK-to-DATA [] ratio for your system, refer to Table 49 on page 55.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Stratix V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 49 on page 55.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Stratix V device. CONF_DONE is released high after the Stratix V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Table 54 lists the PS configuration timing parameters for Stratix V devices.

Table 54. PS Timing Parameters for Stratix V Devices

| Symbol | Parameter | Minimum | Maximum | Units |
|-----------------------------------|---|---|----------------------|-------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | — | μS |
| t _{status} | nSTATUS low pulse width | 268 | 1,506 ⁽¹⁾ | μS |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — | 1,506 ⁽²⁾ | μS |
| t _{CF2CK} (5) | nCONFIG high to first rising edge on DCLK | 1,506 | — | μS |
| t _{ST2CK} ⁽⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | — | μS |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | — | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | — | ns |
| t _{CH} | DCLK high time | $0.45\times 1/f_{MAX}$ | — | S |
| t _{CL} | DCLK low time | $0.45\times 1/f_{MAX}$ | — | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | — | S |
| f _{MAX} | DCLK frequency | — | 125 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode (3) | 175 | 437 | μS |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 × CLKUSR period) ⁽⁴⁾ | _ | _ |

Notes to Table 54:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section.

(5) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

Initialization

Table 55 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

| Table 55. Initialization Clock Source Option and the Maximu | m Frequency |
|---|-------------|
|---|-------------|

| Initialization Clock Source | Configuration Schemes | Maximum Frequency | Minimum Number of Clock Cycles ⁽¹⁾ |
|--------------------------------|----------------------------|----------------------|--|
| Internal Oscillator | AS, PS, FPP | 12.5 MHz | |
| CLKUSR | AS, PS, FPP ⁽²⁾ | 125 MHz | 8576 |
| DCLK | PS, FPP | 125 MHz | |

Notes to Table 55:

(1) The minimum number of clock cycles required for device initialization.

(2) To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

| Parameter | Available Min | | Porameter Available Min Fast Model | | Slow Model | | | | | | | |
|-----------|---------------|----------------------|------------------------------------|------------|------------|-------|-------|-------|-------|-------------|-------|------|
| (1) | Settings | Offset (2) | Industrial | Commercial | C1 | C2 | C3 | C4 | 12 | 13, 13YY | 14 | Unit |
| D3 | 8 | 0 | 1.587 | 1.699 | 2.793 | 2.793 | 2.992 | 3.192 | 2.811 | 3.047 | 3.257 | ns |
| D4 | 64 | 0 | 0.464 | 0.492 | 0.838 | 0.838 | 0.924 | 1.011 | 0.843 | 0.920 | 1.006 | ns |
| D5 | 64 | 0 | 0.464 | 0.493 | 0.838 | 0.838 | 0.924 | 1.011 | 0.844 | 0.921 | 1.006 | ns |
| D6 | 32 | 0 | 0.229 | 0.244 | 0.415 | 0.415 | 0.458 | 0.503 | 0.418 | 0.456 | 0.499 | ns |

Notes to Table 58:

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D5, and D6 in the Assignment Name column of Assignment Editor.

(2) Minimum offset does not include the intrinsic delay.

Programmable Output Buffer Delay

Table 59 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

| Table 55. Flugiallillable Uulput Duffel Delay für Stratix V Devices' | Table 59. |). Programmable Output Buffer Delay for | r Stratix V Devices († |
|--|-----------|---|------------------------|
|--|-----------|---|------------------------|

| Symbol | Parameter | Typical | Unit |
|---------------------|----------------------------|-------------|------|
| | | 0 (default) | ps |
| D _{OUTBUF} | Rising and/or falling edge | 25 | ps |
| DOUTBUF | delay | 50 | ps |
| | | 75 | ps |

Note to Table 59:

(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

Glossary

Table 60 lists the glossary for this chapter.

Table 60. Glossary (Part 1 of 4)

| Letter | Subject | Definitions |
|--------|----------------------|---|
| Α | | |
| В | — | — |
| С | | |
| D | _ | _ |
| E | — | _ |
| | f _{HSCLK} | Left and right PLL input clock frequency. |
| F | f _{HSDR} | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA. |
| | f _{hsdrdpa} | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA. |

| Table 60. | Glossary | (Part 3 of 4) |
|-----------|----------|---------------|
|-----------|----------|---------------|

| Letter | Subject | Definitions |
|--------|---|---|
| | SW (sampling window) | Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window RSKM 0.5 x TCCS RSKM |
| S | Single-ended voltage referenced I/O standard | The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: <i>Single-Ended Voltage Referenced I/O Standard</i> |
| | t _C | High-speed receiver and transmitter input and output clock period. |
| т | TCCS (channel- to-channel-skew) | The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table). |
| | t _{duty} | High-speed I/O block—Duty cycle on the high-speed transmitter output clock. |
| | | Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_c/w)$ |
| | t _{FALL} | Signal high-to-low transition time (80-20%) |
| | t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input. |
| | t _{OUTPJ_IO} | Period jitter on the general purpose I/O driven by a PLL. |
| | t _{outpj_dc} | Period jitter on the dedicated clock output driven by a PLL. |
| | t _{RISE} | Signal low-to-high transition time (20-80%) |
| U | _ | _ |